8-bit Microcontrollers

CMOS

F²MC-8FX MB95110M series

**MB95117M/F114MS/F114NS/F114JS/F116MS/F116NS/F116JS/
MB95F118MS/F118NS/F118JS/F114MW/F114NW/F114JW/
MB95F116MW/F116NW/F116JW/F118MW/F118NW/F118JW/FV100D-103**

■ DESCRIPTION

The MB95110M series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

- F²MC-8FX CPU core
  Instruction set optimized for controllers
  - Multiplication and division instructions
  - 16-bit arithmetic operations
  - Bit test branch instruction
  - Bit manipulation instructions etc.
- Clock
  - Main clock
  - Main PLL clock
  - Sub clock (for dual clock product)
  - Sub PLL clock (for dual clock product)

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page
URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.

FUJITSU

(Continued)

- Timer
  - 8/16-bit compound timer × 2 channels
    Can be used to interval timer, PWC timer, PWM timer and input capture.
  - 8/16-bit PPG × 2 channels
  - 16-bit PPG × 1 channel
  - Time-base timer × 1 channel
  - Watch prescaler (for dual clock product) × 1 channel
- LIN-UART × 1 channel
  - LIN function, clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
  - Full duplex double buffer
- UART/SIO × 1 channel
  - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
  - Full duplex double buffer
- $I^2C^* \times 1$ channel
  Built-in wake-up function
- External interrupt × 8 channels
  - Interrupt by edge detection (rising, falling, or both edges can be selected)
  - Can be used to recover from low-power consumption (standby) modes.
- 8/10-bit A/D converter × 8 channels
  8-bit or 10-bit resolution can be selected
- Low-power consumption (standby) mode
  - Stop mode
  - Sleep mode
  - Watch mode (for dual clock product)
  - Time-base timer mode
- I/O port
  - The number of maximum ports
    - Single clock product : 39 ports
    - Dual clock product   : 37 ports
  - Configuration
    - General-purpose I/O ports (N-ch open drain) : 2 ports
    - General-purpose I/O ports (CMOS)   : Single clock product : 37 ports
                                                    Dual clock product   : 35 ports
- Programmable input voltage levels of port
  Automotive input level / CMOS input level / hysteresis input level
- Dual operation Flash memory
  Erase/Write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.
- Flash memory security function
  Protects the content of Flash memory (Flash memory device only)

* : Purchase of Fujitsu I^2C components conveys a license under the Philips I^2C Patent Rights to use, these components in an I^2C system provided that the system conforms to the I^2C Standard Specification as defined by Philips.

2

■ MEMORIY LINEUP

	Flash memory	RAM
MB95F114MS/F114NS/F114JS	16 Kbytes	512 Kbytes
MB95F114MW/F114NW/F114JW		
MB95F116MS/F116NS/F116JS	32 Kbytes	1 Kbyte
MB95F116MW/F116NW/F116JW		
MB95F118MS/F118NS/F118JS	60 Kbytes	2 Kbytes
MB95F118MW/F118NW/F118JW		

3

■ PRODUCT LINEUP

Part number Parameter	MB95117M	MB95F114MS/ MB95F116MS/ MB95F118MS	MB95F114NS/ MB95F116NS/ MB95F118NS	MB95F114MW/ MB95F116MW/ MB95F118MW/	MB95F114NW/ MB95F116NW/ MB95F118NW	MB95F114JS/ MB95F116JS/ MB95F118JS	MB95F114JW/ MB95F116JW/ MB95F118JW
Type	MASK ROM product	Flash memory product					
ROM capacity*[1]	48 Kbytes	60 Kbytes (Max)					
RAM capacity*[1]	2 Kbytes (Max)						
Reset output	Yes/No	Yes				No	
Option*[2] Clock system	Selectable single/dual clock*[3]	Single clock		Dual clock		Single clock	Dual clock
Option*[2] Low voltage detection reset	Yes / No	No	Yes	No	Yes	Yes	
Option*[2] Clock supervisor	Yes / No	No				Yes	
CPU functions	Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8, and 16 bits Minimum instruction execution time : 61.5 ns (at machine clock frequency 16.25 MHz) Interrupt processing time : 0.6 μs (at machine clock frequency 16.25 MHz)						
Peripheral functions General purpose I/O ports	• Single clock product : 39 ports (N-ch open drain : 2 ports, CMOS : 37 ports) • Dual clock product : 37 ports (N-ch open drain : 2 ports, CMOS : 35 ports) Programmable input voltage levels of port : Automotive input level / CMOS input level / hysteresis input level						
Peripheral functions Time-base timer (1 channel)	Interrupt cycle : 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)						
Peripheral functions Watchdog timer	Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 kHz (for dual clock product) : Min 250 ms						
Peripheral functions Wild register	Capable of replacing 3 bytes of ROM data						
Peripheral functions I²C (1 channel)	Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function						
Peripheral functions UART/SIO (1 channel)	Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable						

(Continued)

4

(Continued)

Part number Parameter		MB95117M	MB95F114MS/ MB95F116MS/ MB95F118MS	MB95F114NS/ MB95F116NS/ MB95F118NS	MB95F114MW/ MB95F116MW/ MB95F118MW/	MB95F114NW/ MB95F116NW/ MB95F118NW	MB95F114JS/ MB95F116JS/ MB95F118JS	MB95F114JW/ MB95F116JW/ MB95F118JW
Peripheral functions	LIN-UART (1 channel)	Dedicated reload timer allowing a wide range of communication speeds to be set. Full duplex double buffer. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable. LIN functions available as the LIN master or LIN slave.						
	8/10-bit A/D converter (8 channels)	8-bit or 10-bit resolution can be selected.						
	8/16-bit compound timer (2 channels)	Each channel of the timer can be used as "8-bit timer × 2 channels" or "16-bit timer × 1 channel". Built-in timer function, PWC function, PWM function, capture function, and square waveform output Count clock : 7 internal clocks and external clock can be selected						
	16-bit PPG (1 channel)	PWM mode or one-shot mode can be selected. Counter operating clock : 8 selectable clock sources Support for external trigger start						
	8/16-bit PPG (2 channels)	Each channel of the PPG can be used as "8-bit PPG × 2 channels" or "16-bit PPG × 1 channel". Counter operating clock : Eight selectable clock sources						
	Watch counter (for dual clock product)	Count clock : 4 selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s) Counter value can be set from 0 to 63 (Capable of counting for 1minute when selecting clock source 1 second and setting counter value to 60).						
	Watch prescaler (for dual clock product) (1 channel)	4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s)						
	External interrupt (8 channels)	Interrupt by edge detection (rising, falling, or both edges can be selected.) Can be used to recover from standby modes.						
Flash memory		Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of write/erase cycles (Minimum) : 10000 times Data retention time: 20 years Erase can be performed on each block Block protection with external programming voltage Dual operation Flash memory Flash Security Feature for protecting the content of the Flash						
Standby mode		Sleep, stop, watch (for dual clock product) , and time-base timer						

*1 : For ROM capacitance and RAM capacitance, refer to "■ MEMORY LINEUP".

*2 : When the MASK ROM is ordered, please select yes/no for the clock mode, low voltage detection, clock supervisor and reset output.

*3 : Specify clock mode when ordering MASK ROM.

Note : Part number of the evaluation products in MB95110M series is MB95FV100D-103. When using it, the MCU board (MB2146-303A) is required.

■ OSCILLATION STABILIZATION WAIT TIME

The initial value of the main clock oscillation stabilization wait time is fixed to the maximum value. The maximum value is shown as follows.

Oscillation stabilization wait time	Remarks
$(2^{14}-2)$ /F_{CH}	Approx. 4.10 ms (at main oscillation clock 4 MHz)

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number / Parameter	MB95117M	MB95F114MS/F114NS MB95F114JS MB95F116MS/F116NS MB95F116JS MB95F118MS/F118NS MB95F118JS	MB95F114MW/F114NW MB95F114JW MB95F116MW/F116NW MB95F116JW MB95F118MW/F118NW MB95F118JW	MB95FV100D-103
FPT-52P-M01	◯	◯	◯	✕
BGA-224P-M08	✕	✕	✕	◯

◯ : Available
✕ : Unavailable

6

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

• Notes on Using Evaluation Products

The Evaluation product has not only the functions of the MB95110M series but also those of other products to support software development for multiple series and models of the F^{2}MC-8FX family. The I/O addresses for peripheral resources not used by the MB95110M series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or write unexpectedly) .

Also, as the read values of prohibited addresses on the evaluation product are different to the values on the Flash memory and MASK ROM products, do not use these values in the program.

The functions corresponding to certain bits in single-byte registers may not be supported on some MASK ROM products and Flash memory products. However, reading or writing to these bits will not cause malfunction of the hardware. Also, as the evaluation, Flash memory products are designed to have identical software operation, no particular precautions are required.

• Difference of Memory Spaces

If the amount of memory on the Evaluation product is different from that of the Flash memory or MASK ROM product, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "■ CPU CORE".

• Current Consumption
  • The current consumption of Flash memory product is typically greater than for MASK ROM product.
  • For details of current consumption, refer to "■ ELECTRICAL CHARACTERISTICS".

• Package

For details of information on each package, refer to "■ PACKAGE AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".

• Operating Voltage

The operating voltage are different among the Evaluation, Flash memory, and MASK ROM products.

For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS"

• Difference between $\overline{\text{RST}}$ and MOD Pins

A pull-down resistor is provided for the MOD pin of the MASK ROM product.

7

■ PIN ASSIGNMENTS

(TOP VIEW)

LQFP-52

Pins (top side, 52–40):
P64/EC1 (52), P63/TO11 (51), P62/TO10 (50), P61/PPG11 (49), P60/PPG10 (48), P15 (47), NC (46), P14/PPG0 (45), P13/TRG0/ADTG (44), P12/UCK0 (43), P11/UO0 (42), P10/UI0 (41), P07/INT07 (40)

Left side (1–13):
- P65/SCK — 1
- P66/SOT — 2
- P67/SIN — 3
- P37/AN07 — 4
- P36/AN06 — 5
- P35/AN05 — 6
- NC — 7
- P34/AN04 — 8
- P33/AN03 — 9
- P32/AN02 — 10
- P31/AN01 — 11
- P30/AN00 — 12
- AVss — 13

Right side (39–27):
- 39 — P06/INT06
- 38 — P05/INT05
- 37 — P04/INT04
- 36 — P03/INT03
- 35 — P02/INT02
- 34 — P01/INT01
- 33 — NC
- 32 — P00/INT00
- 31 — RST
- 30 — PG1/X0A*
- 29 — PG2/X1A*
- 28 — C
- 27 — Vcc

Bottom side (14–26):
AVcc (14), P24/EC0 (15), P23/TO01 (16), P22/TO00 (17), P21/PPG01 (18), P20/PPG00 (19), NC (20), P51/SDA0 (21), P50/SCL0 (22), MOD (23), X0 (24), X1 (25), Vss (26)

(FPT-52P-M01)

* : Single clock product is general-purpose port, and dual clock product is sub clock oscillation pin.

■ **PIN DESCRIPTION**

Pin no.	Pin name	I/O Circuit type*	Function
1	P65/SCK	K	General-purpose I/O port. The pin is shared with LIN-UART clock I/O.
2	P66/SOT		General-purpose I/O port. The pin is shared with LIN-UART data output.
3	P67/SIN	L	General-purpose I/O port. The pin is shared with LIN-UART data input.
4	P37/AN07	J	General-purpose I/O port. The pins are shared with A/D converter analog input.
5	P36/AN06		
6	P35/AN05		
8	P34/AN04		
9	P33/AN03		
10	P32/AN02		
11	P31/AN01		
12	P30/AN00		
13	AVss	—	A/D converter power supply pin (GND)
14	AVcc	—	A/D converter power supply pin
15	P24/EC0	H	General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 clock input.
16	P23/TO01		General-purpose I/O port. The pins are shared with 8/16-bit compound timer ch.0 output.
17	P22/TO00		
18	P21/PPG01		General-purpose I/O port. The pins are shared with 8/16-bit PPG ch.0 output.
19	P20/PPG00		
21	P51/SDA0	I	General-purpose I/O port. The pin is shared with I²C ch.0 data I/O.
22	P50/SCL0		General-purpose I/O port. The pin is shared with I²C ch.0 clock I/O.
23	MOD	B	Operating mode designation pin
24	X0	A	Main clock oscillation input pin
25	X1		Main clock oscillation I/O pin
26	Vss	—	Power supply pin (GND)
27	Vcc	—	Power supply pin
28	C	—	Capacitor connection pin
29	PG2/X1A	H/A	Single clock product is general-purpose port (PG2). Dual clock product is sub clock I/O oscillation pin (32 kHz).
30	PG1/X0A		Single clock product is general-purpose port (PG1). Dual clock product is sub clock input oscillation pin (32 kHz).
31	$\overline{\text{RST}}$	B'	Reset pin

(Continued)

9

(Continued)

Pin no.	Pin name	I/O Circuit type*	Function
32	P00/INT00	C	General-purpose I/O port. The pins are shared with external interrupt input. Large current port.
34	P01/INT01		
35	P02/INT02		
36	P03/INT03		
37	P04/INT04		
38	P05/INT05		
39	P06/INT06		
40	P07/INT07		
41	P10/UI0	G	General-purpose I/O port. The pin is shared with UART/SIO ch.0 data input.
42	P11/UO0	H	General-purpose I/O port. The pin is shared with UART/SIO ch.0 data output.
43	P12/UCK0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 clock I/O.
44	P13/TRG0/ADTG		General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D trigger input (ADTG).
45	P14/PPG0		General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 output.
47	P15		General-purpose I/O port.
48	P60/PPG10	K	General-purpose I/O port. The pins are shared with 8/16-bit PPG ch.1 output.
49	P61/PPG11		
50	P62/TO10		General-purpose I/O port. The pins are shared with 8/16-bit compound timer ch.1 output.
51	P63/TO11		
52	P64/EC1		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.1 clock input.
7, 20, 33, 46	NC	—	Internally connected pins. Be sure to leave them open.

*: For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE"

10

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	X1 (X1A) / X0 (X0A) / N-ch / Clock input / Standby control	• Oscillation circuit • High-speed side Feedback resistance : approx. 1 MΩ • Low-speed side Feedback resistance : approx. 24 MΩ (Evaluation product : approx. 10 MΩ) Dumping resistance : approx. 144 MΩ) (Evaluation product : without dumping resistance)
B	R / Mode input	Only for input Hysteresis input With pull-down resistor only for MASK ROM product
B'	Reset input / Reset output / N-ch	• Reset output • Hysteresis input
C	P-ch / Digital output / Digital output / N-ch / Hysteresis input / Automotive input / Standby control / External interrupt enable	• CMOS output • Hysteresis input • Automotive input
G	R P-ch / Pull-up control / P-ch / Digital output / Digital output / N-ch / CMOS input / Hysteresis input / Automotive input / Standby control	• CMOS output • CMOS input • Hysteresis input • With pull-up control • Automotive input

(Continued)

11

MB95110M Series

Type	Circuit	Remarks
H		• CMOS output • Hysteresis input • With pull-up control • Automotive input
I		• N-ch open drain output • CMOS input • Hysteresis input • Automotive input
J		• CMOS output • Hysteresis input • Analog input • With pull-up control • Automotive input
K		• CMOS output • Hysteresis input • Automotive input

(Continued)

12

(Continued)

Type	Circuit	Remarks
L	P-ch, N-ch — Digital output, Digital output, CMOS input, Hysteresis input, Automotive input, Standby control	• CMOS output • CMOS input • Hysteresis input • Automotive input

■ HANDLING DEVICES

- Preventing Latch-up

    Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

    Latch-up may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between V_{CC} pin and V_{SS} pin.

    When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

    Also, take care to prevent the analog power supply voltage (AV_{CC}) and analog input voltage from exceeding the digital power supply voltage (V_{CC}) when the analog system power supply is turned on or off.

- Stable Supply Voltage

    Supply voltage should be stabilized.

    A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the Vcc power-supply voltage.

    For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

- Precautions for Use of External Clock

    Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

PIN CONNECTION

- Treatment of Unused Pin
    Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 kΩ. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it open.

- Treatment of Power Supply Pins on A/D Converter
    Connect to be $AV_{CC} = V_{CC}$ and $AV_{SS} = V_{SS}$ even if the A/D converter is not in use.
    Noise riding on the AV_{CC} pin may cause accuracy degradation. So, connect approx. 0.1 μF ceramic capacitor as a bypass capacitor between AV_{CC} and AV_{SS} pins in the vicinity of this device.

- Power Supply Pins
    In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.
    Moreover, connect the current supply source with the V_{CC} and V_{SS} pins of this device at the low impedance.
    It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between V_{CC} and V_{SS} pins near this device.

- Mode Pin (MOD)

    Connect the MOD pin directly to V_{CC} or V_{SS} pins.

    To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pin to V_{CC} or V_{SS} pins and to provide a low-impedance connection.

    Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of V_{CC} pin must have a capacitance value higher than C_S. For connection of smoothing capacitor C_S, refer to the diagram below.

- C pin connection diagram

- NC Pins

    Any pins marked "NC" (not connected) must be left open.

- Analog Power Supply

    Always set the same potential to AV_{CC} and V_{CC}. When V_{CC} > AV_{CC}, the current may flow through the AN00 to AN07 pins.

15

■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

• Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

Package	Applicable adapter model	Parallel programmers
FPT-52P-M01	TEF110-95118PMC	AF9708 (Ver 02.35G or more) AF9709/B (Ver 02.35G or more) AF9723+AF9834 (Ver 02.08E or more)

Note : For information on applicable adapter models and parallel programmers, contact the following:
Flash Support Group, Inc. TEL: +81-53-428-8380

• Sector Configuration

The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:

• MB95F118MS/F118NS/F118MW/F118NW/F118JS/F118JW (60 Kbytes)

| Flash memory	CPU address	Programmer address*	
SA1 (4 Kbytes)	1000_H ... $1FFF_H$	71000_H ... $71FFF_H$	Lower bank
SA2 (4Kbytes)	2000_H ... $2FFF_H$	72000_H ... $72FFF_H$	
SA3 (4 Kbytes)	3000_H ... $3FFF_H$	73000_H ... $73FFF_H$	
SA4 (16 Kbytes)	4000_H ... $7FFF_H$	74000_H ... $77FFF_H$	Upper bank
SA5 (16 Kbytes)	8000_H ... $BFFF_H$	78000_H ... $7BFFF_H$	
SA6 (4 Kbytes)	$C000_H$ ... $CFFF_H$	$7C000_H$ ... $7CFFF_H$	
SA7 (4 Kbytes)	$D000_H$ ... $DFFF_H$	$7D000_H$ ... $7DFFF_H$	
SA8 (4 Kbytes)	$E000_H$ ... $EFFF_H$	$7E000_H$ ... $7EFFF_H$	
SA9 (4 Kbytes)	$F000_H$ ... $FFFF_H$	$7F000_H$ ... $7FFFF_H$	

* : Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.
These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

• Programming Method

1) Set the type code of the parallel programmer to "17222".

2) Load program data to programmer addresses 71000_H to $7FFFF_H$.

16

3) Programmed by parallel programmer

• MB95F116MS/F116NS/F116JS/F116MW/F116NW/F116JW (32 Kbytes)

Flash memory	CPU address	Programmer address*
SA5 (16 Kbytes)	8000_H ... $BFFF_H$	78000_H ... $7BFFF_H$
SA6 (4 Kbytes)	$C000_H$ ... $CFFF_H$	$7C000_H$ ... $7CFFF_H$
SA7 (4 Kbytes)	$D000_H$ ... $DFFF_H$	$7D000_H$ ... $7DFFF_H$
SA8 (4 Kbytes)	$E000_H$ ... $EFFF_H$	$7E000_H$ ... $7EFFF_H$
SA9 (4 Kbytes)	$F000_H$ ... $FFFF_H$	$7F000_H$ ... $7FFFF_H$

* : Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.
These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

• **Programming Method**

1) Set the type code of the parallel programmer to "17222".

2) Load program data to programmer addresses 78000_H to $7FFFF_H$.

3) Programmed by parallel programmer

• MB95F114MS/F114NS/F114JS/F114MW/F114NW/F114JW (16 Kbytes)

Flash memory	CPU address	Programmer address*
SA6 (4 Kbytes)	$C000_H$ ... $CFFF_H$	$7C000_H$ ... $7CFFF_H$
SA7 (4 Kbytes)	$D000_H$ ... $DFFF_H$	$7D000_H$ ... $7DFFF_H$
SA8 (4 Kbytes)	$E000_H$ ... $EFFF_H$	$7E000_H$ ... $7EFFF_H$
SA9 (4 Kbytes)	$F000_H$ ... $FFFF_H$	$7F000_H$ ... $7FFFF_H$

* : Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory.
These programmer addresses are used for the parallel programmer to program or erase data in Flash memory.

• **Programming Method**

1) Set the type code of the parallel programmer to "17222".

2) Load program data to programmer addresses $7C000_H$ to $7FFFF_H$.

3) Programmed by parallel programmer

17

■ BLOCK DIAGRAM

* : Single clock product is a general-purpose port, and dual clock product is a sub clock oscillation pin.

18

■ CPU CORE

1. Memory space

Memory space of the MB95110M series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95110M series is shown below.

• Memory Map

MB95F114MS/F114NS/F114JS
MB95F114MW/F114NW/F114JW
MB95F116MS/F116NS/F116JS
MB95F116MW/F116NW/F116JW
MB95F118MS/F118NS/F118JS
MB95F118MW/F118NW/F118JW

	Flash memory	RAM	Address #1	Address #2
MB95F114MS/F114NS/F114JS	16 Kbytes	512 bytes	0280$_H$	C000$_H$
MB95F114MW/F114NW/F114JW				
MB95F116MS/F116NS/F116JS	32 Kbytes	1 Kbyte	0480$_H$	8000$_H$
MB95F116MW/F116NW/F116JW				
MB95F118MS/F118NS/F118JS	60 Kbytes	2 Kbytes	0880$_H$	1000$_H$
MB95F118MW/F118NW/F118JW				

20

2. Register

The MB95110M series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC)	:	A 16-bit register to indicate locations where instructions are stored.
Accumulator (A)	:	A 16-bit register for temporary storage of arithmetic operations. In the case of an 8-bit data processing instruction, the lower 1 byte is used.
Temporary accumulator (T)	:	A 16-bit register which performs arithmetic operations with the accumulator. In the case of an 8-bit data processing instruction, the lower 1 byte is used.
Index register (IX)	:	A 16-bit register for index modification.
Extra pointer (EP)	:	A 16-bit pointer to point to a memory address.
Stack pointer (SP)	:	A 16-bit register to indicate a stack area.
Program status (PS)	:	A 16-bit register for storing a register bank pointer, a direct bank pointer, and a condition code register.

```
              16-bit                                    Initial Value

             PC             : Program counter           FFFDH

        AH        AL        : Accumulator               0000H

        TH        TL        : Temporary accumulator     0000H

             IX             : Index register            0000H

             EP             : Extra pointer             0000H

             SP             : Stack pointer             0000H

             PS             : Program status            0030H
```

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR) . (Refer to the diagram below.)

• Structure of the program status

	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
PS	R4	R3	R2	R1	R0	DP2	DP1	DP0	H	I	IL1	IL0	N	Z	V	C

RP   DP   CCR

The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:

- Rule for Conversion of Actual Addresses in the General-purpose Register Area

RP upper   OP code lower

| "0" | "0" | "0" | "0" | "0" | "0" | "0" | "1" | R4 | R3 | R2 | R1 | R0 | b2 | b1 | b0 |

Generated address

| A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |

The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080_H to $00FF_H$.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
XXX_B (no effect to mapping)	0000_H to $007F_H$	0000_H to $007F_H$ (without mapping)
000_B (initial value)	0080_H to $00FF_H$	0080_H to $00FF_H$ (without mapping)
001_B		0100_H to $017F_H$
010_B		0180_H to $01FF_H$
011_B		0200_H to $027F_H$
100_B		0280_H to $02FF_H$
101_B		0300_H to $037F_H$
110_B		0380_H to $03FF_H$
111_B		0400_H to $047F_H$

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0". The flag is set to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by these bits.

IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	
1	0	2	
1	1	3	Low (no interruption)

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is set to "0".

Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.

V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise.

C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

22

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8-register. Up to a total of 32 banks can be used on the MB95110M series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).

• Register Bank Configuration

23

■ **I/O MAP**

Address	Register abbreviation	Register name	R/W	Initial value
0000$_H$	PDR0	Port 0 data register	R/W	00000000$_B$
0001$_H$	DDR0	Port 0 direction register	R/W	00000000$_B$
0002$_H$	PDR1	Port 1 data register	R/W	00000000$_B$
0003$_H$	DDR1	Port 1 direction register	R/W	00000000$_B$
0004$_H$	—	(Disabled)	—	—
0005$_H$	WATR	Oscillation stabilization wait time setting register	R/W	11111111$_B$
0006$_H$	PLLC	PLL control register	R/W	00000000$_B$
0007$_H$	SYCC	System clock control register	R/W	1010X011$_B$
0008$_H$	STBC	Standby control register	R/W	00000000$_B$
0009$_H$	RSRR	Reset source register	R/W	XXXXXXXX$_B$
000A$_H$	TBTC	Time-base timer control register	R/W	00000000$_B$
000B$_H$	WPCR	Watch prescaler control register	R/W	00000000$_B$
000C$_H$	WDTC	Watchdog timer control register	R/W	00000000$_B$
000D$_H$	—	(Disabled)	—	—
000E$_H$	PDR2	Port 2 data register	R/W	00000000$_B$
000F$_H$	DDR2	Port 2 direction register	R/W	00000000$_B$
0010$_H$	PDR3	Port 3 data register	R/W	00000000$_B$
0011$_H$	DDR3	Port 3 direction register	R/W	00000000$_B$
0012$_H$, 0013$_H$	—	(Disabled)	—	—
0014$_H$	PDR5	Port 5 data register	R/W	00000000$_B$
0015$_H$	DDR5	Port 5 direction register	R/W	00000000$_B$
0016$_H$	PDR6	Port 6 data register	R/W	00000000$_B$
0017$_H$	DDR6	Port 6 direction register	R/W	00000000$_B$
0018$_H$ to 0029$_H$	—	(Disabled)	—	—
002A$_H$	PDRG	Port G data register	R/W	00000000$_B$
002B$_H$	DDRG	Port G direction register	R/W	00000000$_B$
002C$_H$	—	(Disabled)	—	—
002D$_H$	PUL1	Port 1 pull-up register	R/W	00000000$_B$
002E$_H$	PUL2	Port 2 pull-up register	R/W	00000000$_B$
002F$_H$	PUL3	Port 3 pull-up register	R/W	00000000$_B$
0030$_H$ to 0034$_H$	—	(Disabled)	—	—

(Continued)

24

Address	Register abbreviation	Register name	R/W	Initial value
0035_H	PULG	Port G pull-up register	R/W	00000000_B
0036_H	T01CR1	8/16-bit compound timer 01 control status register 1 ch.0	R/W	00000000_B
0037_H	T00CR1	8/16-bit compound timer 00 control status register 1 ch.0	R/W	00000000_B
0038_H	T11CR1	8/16-bit compound timer 11 control status register 1 ch.1	R/W	00000000_B
0039_H	T10CR1	8/16-bit compound timer 10 control status register 1 ch.1	R/W	00000000_B
$003A_H$	PC01	8/16-bit PPG1 control register ch.0	R/W	00000000_B
$003B_H$	PC00	8/16-bit PPG0 control register ch.0	R/W	00000000_B
$003C_H$	PC11	8/16-bit PPG1 control register ch.1	R/W	00000000_B
$003D_H$	PC10	8/16-bit PPG0 control register ch.1	R/W	00000000_B
$003E_H$ to 0041_H	—	(Disabled)	—	—
0042_H	PCNTH0	16-bit PPG status control register (Upper byte) ch.0	R/W	00000000_B
0043_H	PCNTL0	16-bit PPG status control register (Lower byte) ch.0	R/W	00000000_B
0044_H to 0047_H	—	(Disabled)	—	—
0048_H	EIC00	External interrupt circuit control register ch.0/ch.1	R/W	00000000_B
0049_H	EIC10	External interrupt circuit control register ch.2/ch.3	R/W	00000000_B
$004A_H$	EIC20	External interrupt circuit control register ch.4/ch.5	R/W	00000000_B
$004B_H$	EIC30	External interrupt circuit control register ch.6/ch.7	R/W	00000000_B
$004C_H$ to $004F_H$	—	(Disabled)	—	—
0050_H	SCR	LIN-UART serial control register	R/W	00000000_B
0051_H	SMR	LIN-UART serial mode register	R/W	00000000_B
0052_H	SSR	LIN-UART serial status register	R/W	00001000_B
0053_H	RDR/TDR	LIN-UART reception/transmission data register	R/W	00000000_B
0054_H	ESCR	LIN-UART extended status control register	R/W	00000100_B
0055_H	ECCR	LIN-UART extended communication control register	R/W	$000000XX_B$
0056_H	SMC10	UART/SIO serial mode control register 1 ch.0	R/W	00000000_B
0057_H	SMC20	UART/SIO serial mode control register 2 ch.0	R/W	00100000_B
0058_H	SSR0	UART/SIO serial status register ch.0	R/W	00000001_B
0059_H	TDR0	UART/SIO serial output data register ch.0	R/W	00000000_B
$005A_H$	RDR0	UART/SIO serial input data register ch.0	R	00000000_B
$005B_H$ to $005F_H$	—	(Disabled)	—	—

(Continued)

25

Address	Register abbreviation	Register name	R/W	Initial value
0060$_H$	IBCR00	I²C bus control register 0 ch.0	R/W	00000000$_B$
0061$_H$	IBCR10	I²C bus control register 1 ch.0	R/W	00000000$_B$
0062$_H$	IBSR0	I²C bus status register ch.0	R	00000000$_B$
0063$_H$	IDDR0	I²C data register ch.0	R/W	00000000$_B$
0064$_H$	IAAR0	I²C address register ch.0	R/W	00000000$_B$
0065$_H$	ICCR0	I²C clock control register ch.0	R/W	00000000$_B$
0066$_H$ to 006B$_H$	—	(Disabled)	—	—
006C$_H$	ADC1	8/10-bit A/D converter control register 1	R/W	00000000$_B$
006D$_H$	ADC2	8/10-bit A/D converter control register 2	R/W	00000000$_B$
006E$_H$	ADDH	8/10-bit A/D converter data register (Upper byte)	R/W	00000000$_B$
006F$_H$	ADDL	8/10-bit A/D converter data register (Lower byte)	R/W	00000000$_B$
0070$_H$	WCSR	Watch counter status register	R/W	00000000$_B$
0071$_H$	—	(Disabled)	—	—
0072$_H$	FSR	Flash memory status register	R/W	000X0000$_B$
0073$_H$	SWRE0	Flash memory sector writing control register 0	R/W	00000000$_B$
0074$_H$	SWRE1	Flash memory sector writing control register 1	R/W	00000000$_B$
0075$_H$	—	(Disabled)	—	—
0076$_H$	WREN	Wild register address compare enable register	R/W	00000000$_B$
0077$_H$	WROR	Wild register data test setting register	R/W	00000000$_B$
0078$_H$	—	(Mirror of register bank pointer (RP) and direct bank pointer (DP))	—	—
0079$_H$	ILR0	Interrupt level setting register 0	R/W	11111111$_B$
007A$_H$	ILR1	Interrupt level setting register 1	R/W	11111111$_B$
007B$_H$	ILR2	Interrupt level setting register 2	R/W	11111111$_B$
007C$_H$	ILR3	Interrupt level setting register 3	R/W	11111111$_B$
007D$_H$	ILR4	Interrupt level setting register 4	R/W	11111111$_B$
007E$_H$	ILR5	Interrupt level setting register 5	R/W	11111111$_B$
007F$_H$	—	(Disabled)	—	—
0F80$_H$	WRARH0	Wild register address setting register (Upper byte) ch.0	R/W	00000000$_B$
0F81$_H$	WRARL0	Wild register address setting register (Lower byte) ch.0	R/W	00000000$_B$
0F82$_H$	WRDR0	Wild register data setting register ch.0	R/W	00000000$_B$
0F83$_H$	WRARH1	Wild register address setting register (Upper byte) ch.1	R/W	00000000$_B$
0F84$_H$	WRARL1	Wild register address setting register (Lower byte) ch.1	R/W	00000000$_B$
0F85$_H$	WRDR1	Wild register data setting register ch.1	R/W	00000000$_B$

(Continued)

26

Address	Register abbreviation	Register name	R/W	Initial value
0F86$_H$	WRARH2	Wild register address setting register (Upper byte) ch.2	R/W	00000000$_B$
0F87$_H$	WRARL2	Wild register address setting register (Lower byte) ch.2	R/W	00000000$_B$
0F88$_H$	WRDR2	Wild register data setting register ch.2	R/W	00000000$_B$
0F89$_H$ to 0F91$_H$	—	(Disabled)	—	—
0F92$_H$	T01CR0	8/16-bit compound timer 01 control status register 0 ch.0	R/W	00000000$_B$
0F93$_H$	T00CR0	8/16-bit compound timer 00 control status register 0 ch.0	R/W	00000000$_B$
0F94$_H$	T01DR	8/16-bit compound timer 01 data register ch.0	R/W	00000000$_B$
0F95$_H$	T00DR	8/16-bit compound timer 00 data register ch.0	R/W	00000000$_B$
0F96$_H$	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch.0	R/W	00000000$_B$
0F97$_H$	T11CR0	8/16-bit compound timer 11 control status register 0 ch.1	R/W	00000000$_B$
0F98$_H$	T10CR0	8/16-bit compound timer 10 control status register 0 ch.1	R/W	00000000$_B$
0F99$_H$	T11DR	8/16-bit compound timer 11 data register ch.1	R/W	00000000$_B$
0F9A$_H$	T10DR	8/16-bit compound timer 10 data register ch.1	R/W	00000000$_B$
0F9B$_H$	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch.1	R/W	00000000$_B$
0F9C$_H$	PPS01	8/16-bit PPG1 cycle setting buffer register ch.0	R/W	11111111$_B$
0F9D$_H$	PPS00	8/16-bit PPG0 cycle setting buffer register ch.0	R/W	11111111$_B$
0F9E$_H$	PDS01	8/16-bit PPG1 duty setting buffer register ch.0	R/W	11111111$_B$
0F9F$_H$	PDS00	8/16-bit PPG0 duty setting buffer register ch.0	R/W	11111111$_B$
0FA0$_H$	PPS11	8/16-bit PPG1 cycle setting buffer register ch.1	R/W	11111111$_B$
0FA1$_H$	PPS10	8/16-bit PPG0 cycle setting buffer register ch.1	R/W	11111111$_B$
0FA2$_H$	PDS11	8/16-bit PPG1 duty setting buffer register ch.1	R/W	11111111$_B$
0FA3$_H$	PDS10	8/16-bit PPG0 duty setting buffer register ch.1	R/W	11111111$_B$
0FA4$_H$	PPGS	8/16-bit PPG starting register	R/W	00000000$_B$
0FA5$_H$	REVC	8/16-bit PPG output inversion register	R/W	00000000$_B$
0FA6$_H$ to 0FA9$_H$	—	(Disabled)	—	—
0FAA$_H$	PDCRH0	16-bit PPG down counter register (Upper byte) ch.0	R	00000000$_B$
0FAB$_H$	PDCRL0	16-bit PPG down counter register (Lower byte) ch.0	R	00000000$_B$
0FAC$_H$	PCSRH0	16-bit PPG cycle setting buffer register (Upper byte) ch.0	R/W	11111111$_B$
0FAD$_H$	PCSRL0	16-bit PPG cycle setting buffer register (Lower byte) ch.0	R/W	11111111$_B$
0FAE$_H$	PDUTH0	16-bit PPG duty setting buffer register (Upper byte) ch.0	R/W	11111111$_B$
0FAF$_H$	PDUTL0	16-bit PPG duty setting buffer register (Lower byte) ch.0	R/W	11111111$_B$

(Continued)

27

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FB0$_H$ to 0FBB$_H$	—	(Disabled)	—	—
0FBC$_H$	BGR1	LIN-UART baud rate generator register 1	R/W	00000000$_B$
0FBD$_H$	BGR0	LIN-UART baud rate generator register 0	R/W	00000000$_B$
0FBE$_H$	PSSR0	UART/SIO dedicated baud rate generator prescaler selection register ch.0	R/W	00000000$_B$
0FBF$_H$	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch.0	R/W	00000000$_B$
0FC0$_H$ to 0FC2$_H$	—	(Disabled)	—	—
0FC3$_H$	AIDRL	A/D input disable register (Lower byte)	R/W	00000000$_B$
0FC4$_H$ to 0FE2$_H$	—	(Disabled)	—	—
0FE3$_H$	WCDR	Watch counter data register	R/W	00111111$_B$
0FE4$_H$ to 0FE6$_H$	—	(Disabled)	—	—
0FE7$_H$	ILSR2	Input level select register 2	R/W	00000000$_B$
0FE8$_H$, 0FE9$_H$	—	(Disabled)	—	—
0FEA$_H$	CSVCR	Clock supervisor control register	R/W	00011100$_B$
0FEB$_H$ to 0FED$_H$	—	(Disabled)	—	—
0FEE$_H$	ILSR	Input level select register	R/W	00000000$_B$
0FEF$_H$	WICR	Interrupt pin control register	R/W	01000000$_B$
0FF0$_H$ to 0FFF$_H$	—	(Disabled)	—	—

- R/W access symbols
  R/W : Readable/Writable
  R : Read only
  W : Write only

- Initial value symbols
  0 : The initial value of this bit is "0".
  1 : The initial value of this bit is "1".
  X : The initial value of this bit is undefined.

Note : Do not write to the " (Disabled) ". Reading the " (Disabled) " returns an undefined value.

28

■ **INTERRUPT SOURCE TABLE**

Interrupt source	Interrupt request number	Vector table address		Bit name of interrupt level setting register	Same level priority order (at simultaneous occurrence)
		Upper	Lower		
External interrupt ch.0	IRQ0	FFFA$_H$	FFFB$_H$	L00 [1 : 0]	High
External interrupt ch.4					
External interrupt ch.1	IRQ1	FFF8$_H$	FFF9$_H$	L01 [1 : 0]	
External interrupt ch.5					
External interrupt ch.2	IRQ2	FFF6$_H$	FFF7$_H$	L02 [1 : 0]	
External interrupt ch.6					
External interrupt ch.3	IRQ3	FFF4$_H$	FFF5$_H$	L03 [1 : 0]	
External interrupt ch.7					
UART/SIO ch.0	IRQ4	FFF2$_H$	FFF3$_H$	L04 [1 : 0]	
8/16-bit compound timer ch.0 (Lower)	IRQ5	FFF0$_H$	FFF1$_H$	L05 [1 : 0]	
8/16-bit compound timer ch.0 (Upper)	IRQ6	FFEE$_H$	FFEF$_H$	L06 [1 : 0]	
LIN-UART (reception)	IRQ7	FFEC$_H$	FFED$_H$	L07 [1 : 0]	
LIN-UART (transmission)	IRQ8	FFEA$_H$	FFEB$_H$	L08 [1 : 0]	
8/16-bit PPG ch.1 (Lower)	IRQ9	FFE8$_H$	FFE9$_H$	L09 [1 : 0]	
8/16-bit PPG ch.1 (Upper)	IRQ10	FFE6$_H$	FFE7$_H$	L10 [1 : 0]	
(Unused)	IRQ11	FFE4$_H$	FFE5$_H$	L11 [1 : 0]	
8/16-bit PPG ch.0 (Upper)	IRQ12	FFE2$_H$	FFE3$_H$	L12 [1 : 0]	
8/16-bit PPG ch.0 (Lower)	IRQ13	FFE0$_H$	FFE1$_H$	L13 [1 : 0]	
8/16-bit compound timer ch.1 (Upper)	IRQ14	FFDE$_H$	FFDF$_H$	L14 [1 : 0]	
16-bit PPG ch.0	IRQ15	FFDC$_H$	FFDD$_H$	L15 [1 : 0]	
I²C ch.0	IRQ16	FFDA$_H$	FFDB$_H$	L16 [1 : 0]	
(Unused)	IRQ17	FFD8$_H$	FFD9$_H$	L17 [1 : 0]	
8/10-bit A/D converter	IRQ18	FFD6$_H$	FFD7$_H$	L18 [1 : 0]	
Time-base timer	IRQ19	FFD4$_H$	FFD5$_H$	L19 [1 : 0]	
Watch timer/Watch counter	IRQ20	FFD2$_H$	FFD3$_H$	L20 [1 : 0]	
(Unused)	IRQ21	FFD0$_H$	FFD1$_H$	L21 [1 : 0]	
8/16-bit compound timer ch.1 (Lower)	IRQ22	FFCE$_H$	FFCF$_H$	L22 [1 : 0]	
Flash memory	IRQ23	FFCC$_H$	FFCD$_H$	L23 [1 : 0]	Low

29

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	Vcc AVcc	Vss − 0.3	Vss + 6.0	V	*2
Input voltage*1	V_I	Vss − 0.3	Vss + 6.0	V	*3
Output voltage*1	V_O	Vss − 0.3	Vss + 6.0	V	*3
Maximum clamp current	I_{CLAMP}	− 2.0	+ 2.0	mA	Applicable to pins*4
Total maximum clamp current	$\Sigma|I_{CLAMP}|$	—	20	mA	Applicable to pins*4
"L" level maximum output current	I_{OL1}	—	15	mA	Other than P00 to P07
	I_{OL2}		15		P00 to P07
"L" level average current	I_{OLAV1}	—	4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)
	I_{OLAV2}		12		P00 to P07 Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	ΣI_{OL}	—	100	mA	
"L" level total average output current	ΣI_{OLAV}	—	50	mA	Total average output current = operating current × operating ratio (Total of pins)
"H" level maximum output current	I_{OH1}	—	− 15	mA	Other than P00 to P07
	I_{OH2}		− 15		P00 to P07
"H" level average current	I_{OHAV1}	—	− 4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)
	I_{OHAV2}		− 8		P00 to P07 Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣI_{OH}	—	− 100	mA	
"H" level total average output current	ΣI_{OHAV}	—	− 50	mA	Total average output current = operating current × operating ratio (Total of pins)

(Continued)

30

(Continued)

| Parameter | Symbol | Rating | | Unit | Remarks |
		Min	Max		
Power consumption	Pd	—	320	mW	
Operating temperature	T_A	-40	$+85$	°C	
Storage temperature	Tstg	-55	$+150$	°C	

*1 : The parameter is based on $AV_{SS} = V_{SS} = 0.0$ V.

*2 : Apply equal potential to AVcc and Vcc.

*3 : V_I and Vo should not exceed $V_{CC} + 0.3$ V. V_I must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*4 : Applicable to pins : P00 to P07, P10 to P15, P20 to P24, P30 to P37, P60 to P67
- Use within recommended operating conditions.
- Use at DC voltage (current).
- +B signal is an input signal that exceeds V_{CC} voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this affects other devices.
- Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the + B input pin open.
- Sample recommended circuits :

WARNING:　Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Conditions	Value		Unit	Remarks	
			Min	Max			
Power supply voltage	V_{CC}, AV_{CC}	—	2.42*1	5.5	V	In normal operation	Other than MB95FV100D-103
			2.3	5.5	V	Hold condition in Stop mode	
			2.7	5.5	V	In normal operation	MB95FV100D-103
			2.3	5.5	V	Hold condition in Stop mode	
Smoothing capacitor	C_S		0.1	1.0	μF	*2	
Operating temperature	T_A		− 40	+ 85	°C	Other than MB95FV100D-103	
			+ 5	+ 35	°C	MB95FV100D-103	

*1 : The value is 2.88 V when the low voltage detection reset is used. The device operates normally during the time between 2.88 V and low voltage detection, and between release voltage and 2.88 V.

*2 : Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of V_{CC} pin must have a capacitance value higher than C_S. For connection of smoothing capacitor C_S, refer to the diagram below.

• C pin connection diagram

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

32

3. DC Characteristics

(Vcc = AVcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, T$_A$ = − 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V$_{IH1}$	P10, P67	*1	0.7 Vcc	—	Vcc + 0.3	V	At selecting of CMOS input level
	V$_{IH2}$	P50, P51	*1	0.7 Vcc	—	Vss + 5.5	V	At selecting of CMOS input level
	V$_{IHA}$	P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG1*2, PG2*2	—	0.8 Vcc	—	Vcc + 0.3	V	Pin input at selecting of Automotive input level
	V$_{IHS1}$	P00 to P07, P10 to P15, P20 to P24, P30 to P37, P60 to P67, PG1*2, PG2*2	*1	0.8 Vcc	—	Vcc + 0.3	V	Hysteresis input
	V$_{IHS2}$	P50, P51	*1	0.8 Vcc	—	Vss + 5.5	V	Hysteresis input
	V$_{IHM}$	$\overline{RST}$, MOD	—	0.7 Vcc	—	Vcc + 0.3	V	CMOS input (Flash memory product)
			—	0.8 Vcc	—	Vcc + 0.3	V	Hysteresis input (MASK ROM product)
"L" level input voltage	V$_{IL}$	P10, P50, P51, P67	*1	Vss − 0.3	—	0.3 Vcc	V	At selecting of CMOS input level
	V$_{ILA}$	P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG1*2, PG2*2	—	Vss − 0.3	—	0.5 Vcc	V	Pin input at selecting of Automotive input level
	V$_{ILS}$	P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG1*2, PG2*2	*1	Vss − 0.3	—	0.2 Vcc	V	Hysteresis input
	V$_{ILM}$	$\overline{RST}$, MOD	—	Vss − 0.3	—	0.3 Vcc	V	CMOS input (Flash memory product)
			—	Vss − 0.3	—	0.2 Vcc	V	Hysteresis input (MASK ROM product)

(Continued)

33

$(Vcc = AVcc = 5.0\ V \pm 10\%,\ AVss = Vss = 0.0\ V,\ T_A = -40\ ^\circ C\ to +85\ ^\circ C)$

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Open-drain output application voltage	V_D	P50, P51	—	$Vss - 0.3$	—	$Vss + 5.5$	V	
"H" level output voltage	V_{OH1}	Output pin other than P00 to P07	$I_{OH} = -4.0\ mA$	$V_{CC} - 0.5$	—	—	V	
	V_{OH2}	P00 to P07	$I_{OH} = -8.0\ mA$	$V_{CC} - 0.5$	—	—	V	
"L" level output voltage	V_{OL1}	Output pin other than P00 to P07	$I_{OL} = 4.0\ mA$	—	—	0.4	V	
	V_{OL2}	P00 to P07	$I_{OL} = 12\ mA$	—	—	0.4	V	
Input leakage current (Hi-Z output leakage current)	I_{LI}	Port other than P50, P51	$0.0\ V < V_I < Vcc$	-5	—	$+5$	μA	When the pull-up prohibition setting
Open-drain output leakage current	I_{LIOD}	P50, P51	$0.0\ V < V_I < Vss + 5.5\ V$	—	—	5	μA	
Pull-up resistor	R_{PULL}	P10 to P15, P20 to P24, P30 to P37, PG1*2, PG2*2	$V_I = 0.0\ V$	25	50	100	kΩ	When the pull-up permission setting
Pull-down resistor	R_{MOD}	MOD	$V_I = Vcc$	25	50	100	kΩ	MASK ROM product
Input capacitance	C_{IN}	Other than AVcc, AVss, Vcc, Vss	$f = 1\ MHz$	—	5	15	pF	
Power supply current*3	I_{CC}	Vcc (External clock operation)	$V_{CC} = 5.5\ V$ $F_{CH} = 20\ MHz$ $F_{MP} = 10\ MHz$ Main clock mode (divided by 2)	—	9.5	12.5	mA	Flash memory product (at other than Flash memory writing and erasing)
				—	30	35	mA	Flash memory product (at Flash memory writing and erasing)
				—	7.2	9.5	mA	MASK ROM product

(Continued)

34

$(V_{CC} = AV_{CC} = 5.0\ V \pm 10\%,\ AV_{SS} = V_{SS} = 0.0\ V,\ T_A = -40\ °C\ to\ +85\ °C)$

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*3	I_{CC}	V_{CC} (External clock operation)	$V_{CC} = 5.5\ V$ $F_{CH} = 32\ MHz$ $F_{MP} = 16\ MHz$ Main clock mode (divided by 2)	—	15.2	20.0	mA	Flash memory product (at other than Flash memory writing and erasing)
				—	35.7	42.5	mA	Flash memory product (at Flash memory writing and erasing)
				—	11.6	15.2	mA	MASK ROM product
	I_{CCS}		$V_{CC} = 5.5\ V$ $F_{CH} = 20\ MHz$ $F_{MP} = 10\ MHz$ Main sleep mode (divided by 2)	—	4.5	7.5	mA	
			$V_{CC} = 5.5\ V$ $F_{CH} = 32\ MHz$ $F_{MP} = 16\ MHz$ Main sleep mode (divided by 2)	—	7.2	12.0	mA	
	I_{CCL}		$V_{CC} = 5.5\ V$ $F_{CL} = 32\ kHz$ $F_{MPL} = 16\ kHz$ Sub clock mode (divided by 2) , $T_A = +25\ °C$	—	45	100	μA	
	I_{CCLS}		$V_{CC} = 5.5\ V$ $F_{CL} = 32\ kHz$ $F_{MPL} = 16\ kHz$ Sub sleep mode (divided by 2) , $T_A = +25\ °C$	—	10	81	μA	
	I_{CCT}		$V_{CC} = 5.5\ V$ $F_{CL} = 32\ kHz$ Watch mode Main stop mode $T_A = +25\ °C$	—	4.6	27	μA	
	I_{CCMPLL}		$V_{CC} = 5.5\ V$ $F_{CH} = 4\ MHz$ $F_{MP} = 10\ MHz$ Main PLL mode (multiplied by 2.5)	—	9.3	12.5	mA	Flash memory product
				—	7.0	9.5	mA	MASK ROM product
			$V_{CC} = 5.5\ V$ $F_{CH} = 6.4\ MHz$ $F_{MP} = 16\ MHz$ Main PLL mode (multiplied by 2.5)	—	14.9	20.0	mA	Flash memory product
				—	11.2	15.2	mA	MASK ROM product

(Continued)

35

(Continued)

(Vcc = AVcc = 5.0 V $\pm$ 10%, AVss = Vss = 0.0 V, T$_A$ = $-$ 40 °C to $+$ 85 °C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*3	I$_{CCSPLL}$	V$_{CC}$ (External clock operation)	V$_{CC}$ = 5.5 V F$_{CL}$ = 32 kHz F$_{MPL}$ = 128 kHz Sub PLL mode (multiplied by 4) T$_A$ = $+$ 25 °C	—	160	400	µA	
	I$_{CTS}$		V$_{CC}$ = 5.5 V F$_{CH}$ = 10 MHz Time-base timer mode T$_A$ = $+$ 25 °C	—	0.15	1.10	mA	
	I$_{CCH}$		V$_{CC}$ = 5.5 V Sub stop mode T$_A$ = $+$ 25 °C	—	5	20	µA	Main stop mode for single clock product
	I$_{LVD}$	V$_{CC}$	Current consumption for low voltage detection circuit only	—	38	50	µA	
	I$_{CSV}$		At oscillating 100 kHz current consumption of built-in CR oscillator	—	20	36	µA	
	I$_A$	AVcc	V$_{CC}$ = 5.5 V F$_{CH}$ = 16 MHz At operating of A/D conversion	—	2.4	4.7	mA	
	I$_{AH}$		V$_{CC}$ = 5.5 V F$_{CH}$ = 16 MHz At stopping A/D conversion T$_A$ = $+$ 25 °C	—	1	5	µA	

*1 : P10, P50, P51, and P67 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).

*2 : Single clock products only

*3 : • The power-supply current is determined by the external clock. When both low voltage detection option and clock supervisor are selected, the power-supply current will be a value of adding current consumption of the low voltage detection circuit (I$_{LVD}$) and current consumption of built-in CR oscillator (I$_{CSV}$) to the specified value.
   • Refer to "4. AC Characteristics (1) Clock Timing" for F$_{CH}$ and F$_{CL}$.
   • Refer to "4. AC Characteristics (2) Source Clock/Machine Clock" for F$_{MP}$ and F$_{MPL}$.

4. AC Characteristics

(1) Clock Timing

(Vcc = 2.42 V to 5.5 V, AVss = Vss = 0.0 V, T$_A$ = − 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value Min	Value Typ	Value Max	Unit	Remarks
Clock frequency	F$_{CH}$	X0, X1	—	1.00	—	16.25	MHz	When using main oscillation circuit
				1.00	—	32.50	MHz	When using external clock
				3.00	—	10.00	MHz	Main PLL multiplied by 1
				3.00	—	8.13	MHz	Main PLL multiplied by 2
				3.00	—	6.50	MHz	Main PLL multiplied by 2.5
				3.00	—	4.06	MHz	Main PLL multiplied by 4
	F$_{CL}$	X0A, X1A		—	32.768	—	kHz	When using sub oscillation circuit
				—	32.768	—	kHz	When using sub PLL Vcc = 2.3 V to 3.6 V
Clock cycle time	t$_{HCYL}$	X0, X1		61.5	—	1000	ns	When using main oscillation circuit
				30.8	—	1000	ns	When using external clock
	t$_{LCYL}$	X0A, X1A		—	30.5	—	μs	When using sub oscillation circuit
Input clock pulse width	t$_{WH1}$ t$_{WL1}$	X0		61.5	—	—	ns	When using external clock Duty ratio is about 30% to 70%.
	t$_{WH2}$ t$_{WL2}$	X0A		—	15.2	—	μs	
Input clock rise time and fall time	t$_{CR}$ t$_{CF}$	X0, X0A		—	—	5	ns	When using external clock

37

• Input wave form for using external clock (main clock)

X0

t_{HCYL}
t_{WH1}
t_{WL1}
t_{CR}
t_{CF}
0.8 V_{CC} 0.8 V_{CC}
0.2 V_{CC}
0.2 V_{CC}
0.2 V_{CC}

• Figure of main clock input port external connection

When using a crystal or ceramic oscillator

Microcontroller
X0   X1
F_{CH}

When using external clock

Microcontroller
X0   X1
Open
F_{CH}

• Input wave form for using external clock (sub clock)

X0A

t_{LCYL}
t_{WH2}
t_{WL2}
t_{CR}
t_{CF}
0.8 V_{CC} 0.8 V_{CC}
0.1 V_{CC}
0.1 V_{CC}
0.1 V_{CC}

• Figure of sub clock input port external connection

When using a crystal or ceramic oscillator

Microcontroller
X0A   X1A
F_{CL}

When using external clock

Microcontroller
X0A   X1A
Open
F_{CL}

38

(2) Source Clock/Machine Clock

(Vcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, $T_A = -40\ °C\ to\ +85\ °C$)

Parameter	Sym-bol	Condi-tions	Value			Unit	Remarks
			Min	Typ	Max		
Source clock cycle time*1 (Clock before setting division)	t_{SCLK}	—	61.5	—	2000	ns	When using main clock Min : F_{CH} = 8.125 MHz, PLL multiplied by 2 Max : F_{CH} = 1 MHz, divided by 2
			7.6	—	61.0	μs	When using sub clock Min : F_{CL} = 32 kHz, PLL multiplied by 4 Max : F_{CL} = 32 kHz, divided by 2
Source clock frequency	F_{SP}		0.50	—	16.25	MHz	When using main clock
	F_{SPL}		16.384	—	131.072	kHz	When using sub clock
Machine clock cycle time*2 (Minimum instruction execution time)	t_{MCLK}		61.5	—	32000	ns	When using main clock Min : F_{SP} = 16.25 MHz, no division Max : F_{SP} = 0.5 MHz, divided by 16
			7.6	—	976.5	μs	When using sub clock Min : F_{SPL} = 131 kHz, no division Max : F_{SPL} = 16 kHz, divided by 16
Machine clock frequency	F_{MP}		0.031	—	16.250	MHz	When using main clock
	F_{MPL}		1.024	—	131.072	kHz	When using sub clock

*1 : Clock before setting division due to machine clock division ratio selection bit (SYCC : DIV1 and DIV0) . This source clock is divided by the machine clock division ratio selection bit (SYCC : DIV1 and DIV0) , and it becomes the machine clock. Further, the source clock can be selected as follows.
- Main clock divided by 2
- PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication)
- Sub clock divided by 2
- PLL multiplication of sub clock (select from 2, 3, 4 multiplication)

*2 : Operation clock of the microcontroller. Machine clock can be selected as follows.
- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16

- Outline of clock generation block

- **Operating voltage − Operating frequency (T$_A$ = − 40 °C to + 85 °C)**
  - MB95117M/F114MS/F114NS/F114JS/F116MS/F116NS/F116JS/F118MS/F118NS/F118JS/F114MW/F114NW/
    MB95F114JW/F116MW/F116NW/F116JW/F118MW/F118 NW/F118JW

- **Operating voltage − Operating frequency** (T$_A$ = + 5 °C to + 35 °C)
  - MB95FV100D-103

40

• Main PLL operation frequency

Machine clock frequency (F$_{MP}$)

(3) External Reset

$(Vcc = 5.0 \text{ V} \pm 10\%, \text{AVss} = \text{Vss} = 0.0 \text{ V}, T_A = -40 \text{ °C to } +85 \text{ °C})$

Parameter	Symbol	Pin name	Condi-tions	Value		Unit	Remarks
				Min	Max		
$\overline{\text{RST}}$ "L" level pulse width	t_{RSTL}	$\overline{\text{RST}}$	—	$2\ t_{MCLK}$*1	—	ns	At normal operating
				Oscillation time of oscillator*2 + 100	—	μs	At stop mode, sub clock mode, sub sleep mode, and watch mode
				100	—	μs	At time-base timer mode

*1 : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK}.

*2 : Oscillation start time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μs and several ms. In the external clock, the oscillation time is 0 ms.

- At normal operating

$\overline{\text{RST}}$ t_{RSTL}
0.2 Vcc   0.2 Vcc

- At stop mode, sub clock mode, sub sleep mode, and watch mode, and power-on

$\overline{\text{RST}}$ t_{RSTL}
0.2 Vcc   0.2 Vcc

90% of amplitude

X0

Internal operating clock

100 μs

Oscillation time of oscillator   Oscillation stabilization wait time

Execute instruction

Internal reset

(4) Power-on Reset

(AVss = Vss = 0.0 V, T$_A$ = − 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply rising time	t$_R$	Vcc	—	—	50	ms	
Power supply cutoff time	t$_{OFF}$		—	1	—	ms	Waiting time until power-on

Note : Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 30 mV/ms as shown below.

(5) Peripheral Input Timing

$(Vcc = 5.0\ V \pm 10\%, AVss = Vss = 0.0\ V, T_A = -40\ °C\ to\ +85\ °C)$

Parameter	Symbol	Condi-tions	Pin name	Value		Unit
				Min	Max	
Peripheral input "H" pulse width	t_{ILIH}	—	INT00 to INT07, EC0, EC1, TRG0/ADTG	$2\ t_{MCLK}$*	—	ns
Peripheral input "L" pulse width	t_{IHIL}			$2\ t_{MCLK}$*	—	ns

* : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK}.

44

(6) UART/SIO, Serial I/O Timing

(Vcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, TA = − 40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	UCK0	Internal clock operation Output pin: C_L = 80 pF + 1TTL.	4 t_{MCLK}*	—	ns
UCK ↓ → UO time	t_{SLOV}	UCK0, UO0		− 190	+ 190	ns
Valid UI → UCK ↑	t_{IVSH}	UCK0, UI0		2 t_{MCLK}*	—	ns
UCK ↑ → valid UI hold time	t_{SHIX}	UCK0, UI0		2 t_{MCLK}*	—	ns
Serial clock "H" pulse width	t_{SHSL}	UCK0	External clock operation Output pin: C_L = 80 pF + 1TTL.	4 t_{MCLK}*	—	ns
Serial clock "L" pulse width	t_{SLSH}	UCK0		4 t_{MCLK}*	—	ns
UCK ↓ → UO time	t_{SLOV}	UCK0, UO0		—	190	ns
Valid UI → UCK ↑	t_{IVSH}	UCK0, UI0		2 t_{MCLK}*	—	ns
UCK ↑ → valid UI hold time	t_{SHIX}	UCK0, UI0		2 t_{MCLK}*	—	ns

* : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK}.

- Internal shift clock mode
- External shift clock mode

(7) LIN-UART Timing

Sampling at the rising edge of sampling clock[*1] and prohibited serial clock delay[*2]

**(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)**

(Vcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, T_A = −40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK	Internal clock operation output pin : C_L = 80 pF + 1 TTL.	$5\ t_{MCLK}$[*3]	—	ns
SCK ↓ → SOT delay time	t_{SLOVI}	SCK, SOT		−95	+ 95	ns
Valid SIN → SCK ↑	t_{IVSHI}	SCK, SIN		t_{MCLK}[*3] + 190	—	ns
SCK ↑ → valid SIN hold time	t_{SHIXI}	SCK, SIN		0	—	ns
Serial clock "L" pulse width	t_{SLSH}	SCK	External clock operation output pin : C_L = 80 pF + 1 TTL.	$3\ t_{MCLK}$[*3] − t_R	—	ns
Serial clock "H" pulse width	t_{SHSL}	SCK		t_{MCLK}[*3] + 95	—	ns
SCK ↓ → SOT delay time	t_{SLOVE}	SCK, SOT		—	$2\ t_{MCLK}$[*3] + 95	ns
Valid SIN → SCK ↑	t_{IVSHE}	SCK, SIN		190	—	ns
SCK ↑ → valid SIN hold time	t_{SHIXE}	SCK, SIN		t_{MCLK}[*3] + 95	—	ns
SCK fall time	t_F	SCK		—	10	ns
SCK rise time	t_R	SCK		—	10	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK}.

46

- Internal shift clock mode

- External shift clock mode

Sampling at the falling edge of sampling clock[1] and prohibited serial clock delay[2]

(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)

(Vcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, T_A = −40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK	Internal clock operation output pin : C_L = 80 pF + 1 TTL.	5 t_{MCLK}[3]	—	ns
SCK ↑ → SOT delay time	t_{SHOVI}	SCK, SOT		−95	+ 95	ns
Valid SIN → SCK ↓	t_{IVSLI}	SCK, SIN		t_{MCLK}[3] + 190	—	ns
SCK ↓ → valid SIN hold time	t_{SLIXI}	SCK, SIN		0	—	ns
Serial clock "H" pulse width	t_{SHSL}	SCK	External clock operation output pin : C_L = 80 pF + 1 TTL.	3 t_{MCLK}[3] − t_R	—	ns
Serial clock "L" pulse width	t_{SLSH}	SCK		t_{MCLK}[3] + 95	—	ns
SCK ↑ → SOT delay time	t_{SHOVE}	SCK, SOT		—	2 t_{MCLK}[3] + 95	ns
Valid SIN → SCK ↓	t_{IVSLE}	SCK, SIN		190	—	ns
SCK ↓ → valid SIN hold time	t_{SLIXE}	SCK, SIN		t_{MCLK}[3] + 95	—	ns
SCK fall time	t_F	SCK		—	10	ns
SCK rise time	t_R	SCK		—	10	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK}.

• Internal shift clock mode

• External shift clock mode

Sampling at the rising edge of sampling clock[*1] and enabled serial clock delay[*2]

(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

(Vcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, T_A = −40 °C to + 85 °C)

Parameter	Sym-bol	Pin name	Conditions	Value		Unit
				Min	**Max**	
Serial clock cycle time	t_{SCYC}	SCK	Internal clock operation output pin : C_L = 80 pF + 1 TTL.	5 t_{MCLK}[*3]	—	ns
SCK ↑ → SOT delay time	t_{SHOVI}	SCK, SOT		−95	+ 95	ns
Valid SIN → SCK ↓	t_{IVSLI}	SCK, SIN		t_{MCLK}[*3] + 190	—	ns
SCK ↓ → valid SIN hold time	t_{SLIXI}	SCK, SIN		0	—	ns
SOT → SCK ↓ delay time	t_{SOVLI}	SCK, SOT		—	4 t_{MCLK}[*3]	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK}.

Sampling at the falling edge of sampling clock[1] and enabled serial clock delay[2]

(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

(Vcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, T_A = −40 °C to + 85 °C)

Parameter	Sym-bol	Pin name	Conditions	Value		Unit
				Min	**Max**	
Serial clock cycle time	t_{SCYC}	SCK	Internal clock operating output pin : C_L = 80 pF + 1 TTL.	$5\ t_{MCLK}$[3]	—	ns
SCK ↓ → SOT delay time	t_{SLOVI}	SCK, SOT		−95	+ 95	ns
Valid SIN → SCK ↑	t_{IVSHI}	SCK, SIN		t_{MCLK}[3] + 190	—	ns
SCK ↑ → valid SIN hold time	t_{SHIXI}	SCK, SIN		0	—	ns
SOT → SCK ↑ delay time	t_{SOVHI}	SCK, SOT		—	$4\ t_{MCLK}$[3]	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK}.

(8) I²C Timing

$(Vcc = 5.0\ V \pm 10\%,\ AVss = Vss = 0.0\ V,\ T_A = -40\ ^\circ C\ to\ +85\ ^\circ C)$

Parameter	Symbol	Pin name	Conditions	Value				Unit
				Standard mode		Fast mode		
				Min	Max	Min	Max	
SCL clock frequency	f_{SCL}	SCL0	R = 1.7 kΩ, C = 50 pF*¹	0	100	0	400	kHz
(Repeat) Start condition hold time SDA ↓ → SCL ↓	$t_{HD;STA}$	SCL0 SDA0		4.0	—	0.6	—	μs
SCL clock "L" width	t_{LOW}	SCL0		4.7	—	1.3	—	μs
SCL clock "H" width	t_{HIGH}	SCL0		4.0	—	0.6	—	μs
(Repeat) Start condition setup time SCL ↑ → SDA ↓	$t_{SU;STA}$	SCL0 SDA0		4.7	—	0.6	—	μs
Data hold time SCL ↓ → SDA ↓ ↑	$t_{HD;DAT}$	SCL0 SDA0		0	3.45*²	0	0.9*³	μs
Data setup time SDA ↓ ↑ → SCL ↑	$t_{SU;DAT}$	SCL0 SDA0		0.25	—	0.1	—	μs
Stop condition setup time SCL ↑ → SDA ↑	$t_{SU;STO}$	SCL0 SDA0		4	—	0.6	—	μs
Bus free time between stop condition and start condition	t_{BUF}	SCL0 SDA0		4.7	—	1.3	—	μs

*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

*2 : The maximum $t_{HD;DAT}$ have only to be met if the device dose not stretch the "L" width (t_{LOW}) of the SCL signal.

*3 : A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement $t_{SU;DAT} \geq 250$ ns must then be met.

$(Vcc = 5.0 \text{ V} \pm 10\%, \text{AVss} = \text{Vss} = 0.0 \text{ V}, T_A = -40 \text{ °C to } + 85 \text{ °C})$

Parameter	Symbol	Pin name	Conditions	Value*2 Min	Value*2 Max	Unit	Remarks
SCL clock "L" width	t_{LOW}	SCL0		$(2 + nm / 2)\ t_{MCLK} - 20$	—	ns	Master mode
SCL clock "H" width	t_{HIGH}	SCL0		$(nm / 2)\ t_{MCLK} - 20$	$(nm / 2)\ t_{MCLK} + 20$	ns	Master mode
Start condition hold time	$t_{HD;STA}$	SCL0 SDA0		$(-1 + nm / 2)\ t_{MCLK} - 20$	$(-1 + nm)\ t_{MCLK} + 20$	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
Stop condition setup time	$t_{SU;STO}$	SCL0 SDA0		$(1 + nm / 2)\ t_{MCLK} - 20$	$(1 + nm / 2)\ t_{MCLK} + 20$	ns	Master mode
Start condition setup time	$t_{SU;STA}$	SCL0 SDA0		$(1 + nm / 2)\ t_{MCLK} - 20$	$(1 + nm / 2)\ t_{MCLK} + 20$	ns	Master mode
Bus free time between stop condition and start condition	t_{BUF}	SCL0 SDA0		$(2\ nm + 4)\ t_{MCLK} - 20$	—	ns	
Data hold time	$t_{HD;DAT}$	SCL0 SDA0		$3\ t_{MCLK} - 20$	—	ns	Master mode
Data setup time	$t_{SU;DAT}$	SCL0 SDA0	$R = 1.7 \text{ k}\Omega$, $C = 50 \text{ pF}$*1	$(-2 + nm / 2)\ t_{MCLK} - 20$	$(-1 + nm / 2)\ t_{MCLK} + 20$	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing interrupt and SCL rising	$t_{SU;INT}$	SCL0		$(nm / 2)\ t_{MCLK} - 20$	$(1 + nm / 2)\ t_{MCLK} + 20$	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.
SCL clock "L" width	t_{LOW}	SCL0		$4\ t_{MCLK} - 20$	—	ns	At reception
SCL clock "H" width	t_{HIGH}	SCL0		$4\ t_{MCLK} - 20$	—	ns	At reception
Start condition detection	$t_{HD;STA}$	SCL0 SDA0		$2\ t_{MCLK} - 20$	—	ns	Undetected when 1 t_{MCLK} is used at reception
Stop condition detection	$t_{SU;STO}$	SCL0 SDA0		$2\ t_{MCLK} - 20$	—	ns	Undetected when 1 t_{MCLK} is used at reception
Restart condition detection condition	$t_{SU;STA}$	SCL0 SDA0		$2\ t_{MCLK} - 20$	—	ns	Undetected when 1 t_{MCLK} is used at reception
Bus free time	t_{BUF}	SCL0 SDA0		$2\ t_{MCLK} - 20$	—	ns	At reception
Data hold time	$t_{HD;DAT}$	SCL0 SDA0		$2\ t_{MCLK} - 20$	—	ns	At slave transmission mode
Data setup time	$t_{SU;DAT}$	SCL0 SDA0		$t_{LOW} - 3\ t_{MCLK} - 20$	—	ns	At slave transmission mode

(Continued)

(Continued)

(Vcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, T_A = −40 °C to + 85 °C)

Parameter	Sym-bol	Pin name	Condi-tions	Value*2		Unit	Remarks
				Min	Max		
Data hold time	$t_{HD;DAT}$	SCL0 SDA0	R = 1.7 kΩ, C = 50 pF*1	0	—	ns	At reception
Data setup time	$t_{SU;DAT}$	SCL0 SDA0		t_{MCLK} − 20	—	ns	At reception
SDA ↓ → SCL↑ (at wake-up function)	t_{WAKEUP}	SCL0 SDA0		Oscillation stabilization wait time + 2 t_{MCLK} − 20	—	ns	

*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

*2 : • Refer to " (2) Source Clock/Machine Clock" for t_{MCLK}.

- m is CS4 bit and CS3 bit (bit 4 and bit 3) of clock control register (ICCR0) .
- n is CS2 bit to CS0 bit (bit 2 to bit 0) of clock control register (ICCR0) .
- Actual timing of I²C is determined by m and n values set by the machine clock (t_{MCLK}) and CS4 to CS0 of ICCR0 register.
- Standard-mode :
  m and n can be set at the range : 0.9 MHz < t_{MCLK} (machine clock) < 10 MHz.
  Setting of m and n limits the machine clock that can be used below.
  - (m, n) = (1, 8) : 0.9 MHz < t_{MCLK} ≤ 1 MHz
  - (m, n) = (1, 22) , (5, 4) , (6, 4) , (7, 4) , (8, 4) : 0.9 MHz < t_{MCLK} ≤ 2 MHz
  - (m, n) = (1, 38) , (5, 8) , (6, 8) , (7, 8) , (8, 8) : 0.9 MHz < t_{MCLK} ≤ 4 MHz
  - (m, n) = (1, 98) : 0.9 MHz < t_{MCLK} ≤ 10 MHz
- Fast-mode :
  m and n can be set at the range : 3.3 MHz < t_{MCLK} (machine clock) < 10 MHz.
  Setting of m and n limits the machine clock that can be used below.
  - (m, n) = (1, 8) : 3.3 MHz < t_{MCLK} ≤ 4 MHz
  - (m, n) = (1, 22) , (5, 4) : 3.3 MHz < t_{MCLK} ≤ 8 MHz
  - (m, n) = (6, 4) : 3.3 MHz < t_{MCLK} ≤ 10 MHz

54

(9) Low Voltage Detection

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Release voltage	V$_{DL+}$		2.52	2.70	2.88	V	At power-supply rise
Detection voltage	V$_{DL-}$		2.42	2.60	2.78	V	At power-supply fall
Hysteresis width	V$_{HYS}$		70	100	—	mV	
Power-supply start voltage	V$_{off}$		—	—	2.3	V	
Power-supply end voltage	V$_{on}$		4.9	—	—	V	
Power-supply voltage change time (at power supply rise)	t$_r$	—	0.3	—	—	µs	Slope of power supply that reset release signal generates
			—	3000	—	µs	Slope of power supply that reset release signal generates within rating (V$_{DL+}$)
Power-supply voltage change time (at power supply fall)	t$_f$		300	—	—	µs	Slope of power supply that reset detection signal generates
			—	300	—	µs	Slope of power supply that reset detection signal generates within rating (V$_{DL-}$)
Reset release delay time	t$_{d1}$		—	—	400	µs	
Reset detection delay time	t$_{d2}$		—	—	30	µs	
Current consumption	I$_{LVD}$		—	38	50	µA	Current consumption for low voltage detection circuit only

(10) Clock Supervisor Clock

(Vcc = AVcc = 5.0 V ± 10%, AVss = Vss = 0.0 V, T$_A$ = −40 °C to + 85 °C)

Parameter	Symbol	Condi-tions	Value			Unit	Remarks
			Min	Typ	Max		
Oscillation frequency	f$_{OUT}$	—	50	100	200	kHz	
Oscillation start time	t$_{wk}$		—	—	10	µs	
Current consumption	I$_{CSV}$		—	20	36	µs	Current consumption of built-in CR oscillator, at oscillation of 100 kHz

56

5. A/D Converter

(1) A/D Converter Electrical Characteristics

(AVcc = Vcc = 4.0 V to 5.5 V, AVss = Vss = 0.0 V, $T_A = -40\,°C$ to $+85\,°C$)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Resolution			—	—	10	bit	
Total error			-3.0	—	$+3.0$	LSB	
Linearity error	—		-2.5	—	$+2.5$	LSB	
Differential linear error			-1.9	—	$+1.9$	LSB	
Zero transition voltage	V_{OT}		AVss $-$ 1.5 LSB	AVss $+$ 0.5 LSB	AVss $+$ 2.5 LSB	V	
Full-scale transition voltage	V_{FST}		AVcc $-$ 3.5 LSB	AVcc $-$ 1.5 LSB	AVcc $+$ 0.5 LSB	V	
Compare time	—		0.9	—	16500	μs	$4.5\ V \leq AVcc \leq 5.5\ V$
			1.8	—	16500	μs	$4.0\ V \leq AVcc < 4.5\ V$
Sampling time	—	—	0.6	—	∞	μs	$4.5\ V \leq AVcc \leq 5.5\ V$, At external impedance < 5.4 kΩ
			1.2	—	∞	μs	$4.0\ V \leq AVcc < 4.5\ V$, At external impedance < 2.4 kΩ
Analog input current	I_{AIN}		-0.3	—	$+0.3$	μA	
Analog input voltage	V_{AIN}		AVss	—	AVcc	V	
Reference voltage	—		AVss $+$ 4.0	—	AVcc	V	AVcc pin
Reference voltage supply current	I_R		—	600	900	μA	AVcc pin, During A/D operation
	I_{RH}		—	—	5	μA	AVcc pin, At stop mode

(2) Notes on Using A/D Converter

- **About the external impedance of analog input and its sampling time**

  A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision, Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

- Analog input equivalent circuit

	R	**C**
4.5 V $\leq$ AVcc $\leq$ 5.5 V	2.0 kΩ (Max)	16 pF (Max)
4.0 V $\leq$ AVcc $<$ 4.5 V	8.2 kΩ (Max)	16 pF (Max)

Note : The values are reference values.

- The relationship between external impedance and minimum sampling time

(External impedance = 0 kΩ to 100 kΩ)

(External impedance = 0 kΩ to 20 kΩ)

- **About errors**

  As |AV$_{CC}$ – AV$_{SS}$| becomes smaller, values of relative errors grow larger.

58

(3) Definition of A/D Converter Terms

- **Resolution**
  The level of analog variation that can be distinguished by the A/D converter.
  When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.
- **Linearity error (unit : LSB)**
  The deviation between the value along a straight line connecting the zero transition point
  ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device and the full-scale transition point
  ("11 1111 1111" $\leftarrow \rightarrow$ "11 1111 1110") compared with the actual conversion values obtained.
- **Differential linear error (Unit : LSB)**
  Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
- **Total error (unit: LSB)**
  Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.

Ideal I/O characteristics

Total error

$$1 \text{ LSB} = \frac{AVcc - AVss}{1024} \quad (V)$$

$$\text{Total error of digital output N} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

N : A/D converter digital output value
V_{NT} : A voltage at which digital output transits from $(N - 1)_H$ to N_H.

(Continued)

59

(Continued)

Zero transition error

Full-scale transition error

Linearity error

Differential linear error

$$\text{Linearity error in digital output N} = \frac{V_{NT} - \{1\ \text{LSB} \times N + V_{OT}\}}{1\ \text{LSB}}$$

$$\text{Differential linear error in digital output N} = \frac{V_{(N+1)T} - V_{NT}}{1\ \text{LSB}} - 1$$

N : A/D converter digital output value
V_{NT} : A voltage at which digital output transits from $(N-1)_H$ to N_H.
V_{OT} (Ideal value) = AV_{SS} + 0.5 LSB [V]
V_{FST} (Ideal value) = AV_{CC} − 1.5 LSB [V]

60

6.   Flash Memory Program/Erase Characteristics

Parameter	Condi-tions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time (4 Kbytes sector)	—	—	0.2*1	0.5*2	s	Excludes 00$_H$ programming prior erasure.
Sector erase time (16 Kbytes sector)		—	0.5*1	7.5*2	s	Excludes 00$_H$ programming prior erasure.
Byte programming time		—	32	3600	μs	Excludes system-level overhead.
Program/erase cycle		10000	—	—	cycle	
Power supply voltage at program/erase		4.5	—	5.5	V	
Flash memory data retention time		20*3	—	—	year	Average T$_A$ = +85 °C

*1 : T$_A$ = + 25 °C, V$_{CC}$ = 5.0 V, 10000 cycles

*2 : T$_A$ = + 85 °C, V$_{CC}$ = 4.5 V, 10000 cycles

*3 : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C) .

■ EXAMPLE CHARACTERISTICS

• Power supply current temperature

$I_{CC} - V_{CC}$
$T_A = +25\ °C$, $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2)
Main clock mode, at external clock operating

$I_{CC} - T_A$
$VCC = 5.5$ V, $F_{MP} = 10, 16$ MHz (divided by 2)
Main clock mode, at external clock operating

$I_{CCS} - V_{CC}$
$T_A = +25\ °C$, $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2)
Main sleep mode, at external clock operating

$I_{CCS} - T_A$
$VCC = 5.5$ V, $F_{MP} = 10, 16$ MHz (divided by 2)
Main sleep mode, at external clock operating

$I_{CCMPLL} - V_{CC}$
$T_A = +25\ °C$, $F_{MP} = 2, 4, 8, 10, 16$ MHz
(Main PLL multiplied by 2.5)
Main PLL mode, at external clock operating

$I_{CCMPLL} - T_A$
$VCC = 5.5$ V, $F_{MP} = 10, 16$ MHz (Main PLL multiplied by 2.5)
Main PLL mode, at external clock operating

(Continued)

$I_{CCL} - V_{CC}$
$T_A = +25\ °C$, $F_{MPL} = 16$ kHz (divided by 2)
Sub clock mode, at external clock operating

$I_{CCL} - T_A$
$V_{CC} = 5.5$ V, $F_{MPL} = 16$ kHz (divided by 2)
Sub clock mode, at external clock operating

$I_{CCLS} - V_{CC}$
$T_A = +25\ °C$, $F_{MPL} = 16$ kHz (divided by 2)
Sub sleep mode, at external clock operating

$I_{CCLS} - T_A$
$V_{CC} = 5.5$ V, $F_{MPL} = 16$ kHz (divided by 2)
Sub sleep mode, at external clock operating

$I_{CCT} - V_{CC}$
$T_A = +25\ °C$, $F_{MPL} = 16$ kHz (divided by 2)
Clock mode, at external clock operating

$I_{CCT} - T_A$
$V_{CC} = 5.5$ V, $F_{MPL} = 16$ kHz (divided by 2)
Clock mode, at external clock operating

(Continued)

I_{CCSPLL} – V_{CC}
T_A = + 25 °C, F_{MPL} = 128 kHz (Main PLL multiplied by 4)
Sub PLL mode, at external clock operating

I_{CCSPLL} – T_A
V_{CC} = 5.5 V, F_{MPL} = 128 kHz (Main PLL multiplied by 4)
Sub PLL mode, at external clock operating

I_{CTS} – V_{CC}
T_A = + 25 °C, F_{MP} = 2, 4, 8, 10, 16 MHz (divided by 2)
Time-base timer mode, at external clock operating

I_{CTS} – T_A
V_{CC} = 5.5 V, F_{MP} = 10, 16 MHz (divided by 2)
Time-base timer mode, at external clock operating

F_{MP} = 16 MHz
F_{MP} = 10 MHz
F_{MP} = 8 MHz
F_{MP} = 4 MHz
F_{MP} = 2 MHz

I_{CCH} – V_{CC}
T_A = + 25 °C, F_{MPL} = (stop)
Sub stop mode, at external clock stopping

I_{CCH} – T_A
V_{CC} = 5.5 V, F_{MPL} = (stop)
Sub stop mode, at external clock stopping

(Continued)

64

(Continued)

$I_A - AV_{CC}$
$T_A = +25\ °C$, $F_{MP} = 16$ MHz (divided by 2)
Main clock mode, at external clock operating

$I_A - T_A$
$V_{CC} = 5.5$ V, $F_{MP} = 16$ MHz (divided by 2)
Main clock mode, at external clock operating

• **Input voltage**

$V_{IH1} - V_{CC}$ and $V_{IL} - V_{CC}$
$T_A = +25 \, °C$

$V_{IHS1} - V_{CC}$ and $V_{ILS} - V_{CC}$
$T_A = +25 \, °C$

$V_{IH2} - V_{CC}$ and $V_{IL} - V_{CC}$
$T_A = +25 \, °C$

$V_{IHS2} - V_{CC}$ and $V_{ILS} - V_{CC}$
$T_A = +25 \, °C$

$V_{IHA} - V_{CC}$ and $V_{ILA} - V_{CC}$
$T_A = +25 \, °C$

$V_{IHM} - V_{CC}$ and $V_{ILM} - V_{CC}$
$T_A = +25 \, °C$

- **Output voltage**

- **Pull-up**

■ **MASK OPTION**

No.	Part number	MB95117M	MB95F114MS/F114NS MB95F114JS MB95F116MS/F116NS MB95F116JS MB95F118MS/F118NS MB95F118JS	MB95F114MW/F114NW MB95F114JW MB95F116MW/F116NW MB95F116JW MB95F118MW/F118NW MB95F118JW	MB95FV100D-103
	Specifying procedure	Specify when ordering MASK	Setting disabled	Setting disabled	Setting disabled
1	Clock mode select • Single-system clock mode • Dual-system clock mode	Specify when ordering MASK	Single-system clock mode	Dual-system clock mode	Changing by the switch on MCU board
2	Low voltage detection reset* • With low voltage detection reset • Without low voltage detection reset	Specify when ordering MASK	Specified by part number	Specified by part number	Changing by the switch on MCU board
3	Clock supervisor* • With clock supervisor • Without clock supervisor	Specify when ordering MASK	Specified by part number	Specified by part number	Changing by the switch on MCU board
4	Reset output* • With reset output • Without reset output	Specify when ordering MASK	Specified by part number	Specified by part number	MCU board switch set as following ; • With supervisor : Without reset output • Without supervisor : With reset output
5	Oscillation stabilization wait time	Fixed to oscillation stabilization wait time of $(2^{14}-2)$ /F_{CH}	Fixed to oscillation stabilization wait time of $(2^{14}-2)$ /F_{CH}	Fixed to oscillation stabilization wait time of $(2^{14}-2)$ /F_{CH}	Fixed to oscillation stabilization wait time of $(2^{14}-2)$ /F_{CH}

* : Refer to table below about clock mode select, low voltage detection reset, clock supervisor select and reset output.

Part number	Clock mode select	Low voltage detection reset	Clock supervisor	Reset output
MB95117M	Single-system	No	No	Yes
		Yes	No	Yes
	Dual-system	No	No	Yes
		Yes	No	Yes
MB95F114MS	Single-system	No	No	Yes
MB95F114NS		Yes	No	Yes
MB95F114JS		Yes	Yes	No
MB95F116MS		No	No	Yes
MB95F116NS		Yes	No	Yes
MB95F116JS		Yes	Yes	No
MB95F118MS		No	No	Yes
MB95F118NS		Yes	No	Yes
MB95F118JS		Yes	Yes	No
MB95F114MW	Dual-system	No	No	Yes
MB95F114NW		Yes	No	Yes
MB95F114JW		Yes	Yes	No
MB95F116MW		No	No	Yes
MB95F116NW		Yes	No	Yes
MB95F116JW		Yes	Yes	No
MB95F118MW		No	No	Yes
MB95F118NW		Yes	No	Yes
MB95F118JW		Yes	Yes	No
MB95FV100D-103	Single-system	No	No	Yes
		Yes	No	Yes
		Yes	Yes	No
	Dual-system	No	No	Yes
		Yes	No	Yes
		Yes	Yes	No

■ ORDERING INFORMATION

Part number	Package
MB95117MPMC MB95F114MSPMC MB95F114NSPMC MB95F114JSPMC MB95F116MSPMC MB95F116NSPMC MB95F116JSPMC MB95F118MSPMC MB95F118NSPMC MB95F118JSPMC MB95F114MWPMC MB95F114NWPMC MB95F114JWPMC MB95F116MWPMC MB95F116NWPMC MB95F116JWPMC MB95F118MWPMC MB95F118NWPMC MB95F118JWPMC	52-pin plastic LQFP (FPT-52P-M01)
MB2146-303A (MB95FV100D-103PBT)	MCU board $\left(\begin{array}{c}\text{224-pin plastic PFBGA}\\ \text{(BGA-224P-M08)}\end{array}\right)$

■ PACKAGE DIMENSION

52-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	10.0 × 10.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm Max
	Code (Reference)	P-LQFP52-10×10-0.65
(FPT-52P-M01)		

52-pin plastic LQFP
(FPT-52P-M01)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.

12.00±0.20(.472±.008)SQ

*10.00±0.10(.394±.004)SQ

0.145±0.055
(.006±.002)

0.10(.004)

"A"

0.65(.026)

0.30 +0.065 −0.035
(.012 +.0027 −.0014)

0.13(.005) Ⓜ

LEAD No.

INDEX

Details of "A" part

1.50 +0.20 −0.10 (Mounting height)
(.059 +.008 −.004)

0.10±0.10
(.004±.004)
(Stand off)

0°~8°

0.50±0.20
(.020±.008)

0.60±0.15
(.024±.006)

0.25(.010)

Dimensions in mm (inches).
Note: The values in parentheses are reference values

© 2005 FUJITSU LIMITED F52001S-c-1-1

Please confirm the latest Package dimension by following URL.
http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

71

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
—	—	No third edition in the DS07-12611-4E.
2	■ FEATURES	Added the description Dual operation Flash memory.
4	■ PRODUCT LINEUP	Changed the contents of Option.
6	■ PACKAGES AND CORRESPONDING PRODUCTS	Changed FPT-52P-M01 of MB95117M as follows; * (Under development) → ◯ (Available).
7	■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS • Difference between $\overline{RST}$ and MOD Pins	Deleted as follows; "The input type of $\overline{RST}$ and MOD pins is CMOS inputs on the Flash memory product. The $\overline{RST}$ and MOD pins are hysteresis inputs on the MASK ROM product."
11	■ I/O CIRCUIT TYPE	Changed as follows in the remarks of "Type B". Hysteresis input only for MASK ROM product → Hysteresis input
24	■ I/O MAP	Changed as follows for R/W of Reset source register R → R/W
37	■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics (1) Clock Timing	Added "Main PLL multiplied by 4" in the Clock frequency
39	(2) Source Clock/Machine Clock	• Changed in the remarks of source clock cycle time (when using main clock) Min : F_{CH} = 16.25 MHz, PLL multiplied by 1 → Min : F_{CH} = 8.125 MHz, PLL multiplied by 2 • Changed the footnote of *1; PLL multiplication of main clock (select from 1, 2, 2.5 multiplication) → PLL multiplication of main clock (select from 1, 2, 2.5,4 multiplication) • Added " × 4" in the Main PLL of "• Outline of clock generation block"
41		Changed the figure of • Main PLL operation frequency
62 to 67	■ EXAMPLE CHARACTERISTICS	Added the ■ EXAMPLE CHARACTERISTICS

The vertical lines marked in the left side of the page show the changes.

MEMO

MEMO

MEMO

FUJITSU LIMITED

Edited   Strategic Business Development Dept.