

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610

dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 Family Silicon Errata and Data Sheet Clarification

The dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 family devices that you have received conform functionally to the current Device Data Sheet (DS70591**C**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A0).

Data Sheet clarifications and corrections start on page 7, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB[®] IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 2 or PICkit™ 3:

- Using the appropriate interface, connect the device to the MPLAB ICD 2 programmer/ debugger or PICkit 3.
- From the main menu in MPLAB IDE, select <u>Configure>Select Device</u>, and then select the target part number in the dialog box.
- Select the MPLAB hardware too (Debugger>Select Tool).
- Perform a "Connect" operation to the device (<u>Debugger>Connect</u>). Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

| Part Number | Device ID ⁽¹⁾ | Revision ID for Silicon Revision ⁽²⁾ |
|------------------|--------------------------|---|
| Part Number | Device ID(*) | A0 |
| dsPIC33FJ32GS406 | 0x4000 | |
| dsPIC33FJ32GS606 | 0x4002 | |
| dsPIC33FJ32GS608 | 0x4004 | |
| dsPIC33FJ32GS610 | 0x4006 | 0x3000 |
| dsPIC33FJ64GS406 | 0x4001 | 0x3000 |
| dsPIC33FJ64GS606 | 0x4003 | |
| dsPIC33FJ64GS608 | 0x4005 | |
| dsPIC33FJ64GS610 | 0x4007 | |

- Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".
 - **2:** Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

| Module | Facture | Item | Inches Company | Affected Revisions ⁽¹⁾ |
|----------------------|---|--------|--|-----------------------------------|
| Module | Feature | Number | Issue Summary | Α0 |
| ECAN | WAKIF bit | 1. | The WAKIF bit in the CxINTF register cannot be cleared by software instruction after the device is interrupted from Sleep due to activity on the CAN bus. | Х |
| Reserved | _ | 2. | _ | _ |
| SPI | ASS1 Pin | 3. | The ASS1 pin function does not work. | X |
| JTAG | Boundary Scan | 4. | The boundary scan cells for the RD3 and RD13 pins are swapped. | Х |
| PWM | Secondary Master Time Base Synchronization | 5. | The external time base synchronization output pin, SYNCO2, does not work. | Х |
| Interrupts | Exit from Doze Mode on Interrupt | 6. | An interrupt with a priority level lower than the CPU priority level will trigger the dsPIC [®] DSC device to exit the Doze mode, but an interrupt request will not be generated. | Х |
| ADC | Current Consumption in Sleep Mode | 7. | If the ADC module is in an enabled state when the device enters Sleep mode, the power-down current (IPD) of the device may exceed the device data sheet specifications. | Х |
| PWM | External Period Reset Mode (XPRES) | 8. | When using the External Period Reset mode, PWM period will get reset immediately if the Reset signal is active at the end of the PWM ON time. | Х |
| High Speed PWM | PWM Module Enable | 9. | A glitch may be observed on the PWM pins when the PWM module is enabled after assignment of pin ownership to the PWM module. | Х |
| ECAN | Error Interrupt Flag | 10. | The ERRIF status bit does not get set when a CAN error condition occurs. | Х |

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. The shaded column in the "Affected Silicon Revisions" table included in each issue indicates that the issue applies to the most current revision of silicon (A0).

1. Module: ECAN

The WAKIF bit in the CxINTF register cannot be cleared by software instruction after the device is interrupted from Sleep due to activity on the CAN bus.

When the device wakes up from Sleep due to CAN bus activity, the ECAN module is placed in operational mode. The ECAN event interrupt occurs due to the WAKIF flag. Trying to clear the flag in the Interrupt Service Routine (ISR) may not clear the flag. The WAKIF bit being set will not cause repetitive Interrupt Service Routine execution.

Work around

Although the WAKIF bit does not clear, the device Sleep and ECAN Wake function continue to work as expected. If the ECAN event is enabled, the CPU will enter the Interrupt Service Routine due to the WAKIF flag getting set. The application can maintain a secondary flag, which tracks the device Sleep and Wake events.

Affected Silicon Revisions

| A0 | | | | |
|----|--|--|--|--|
| Χ | | | | |

2. Module: Reserved

The issue in the previous version of the document has been removed.

3. Module: SPI

The ASS1 pin is provided as an alternative pin for the slave select function of the SPI1 module. However, the alternate slave select function (ASS1) on this pin does not work. All other functions multiplexed on the same pin work as expected.

Work around

Use the $\overline{SS1}$ pin for the slave select function.

Affected Silicon Revisions

| Α0 | | | | |
|----|--|--|--|--|
| Χ | | | | |

4. Module: JTAG

The boundary scan cells for the RD3 and RD13 pins are swapped. When running the boundary scan test, an input to the RD3 pin excites the RD13 pin, and vice versa.

This erratum does not affect any other functionality on the RD3 and RD13 pins.

Work around

None.

Affected Silicon Revisions

| Α0 | | | | |
|----|--|--|--|--|
| Χ | | | | |

5. Module: PWM

The SYNCO2 pin can be used to transmit synchronization pulses to generate an identical PWM time base on another device. However, the SYNCO2 function does not work as expected. As a result of this erratum, the secondary master time base cannot be used for synchronizing a slave device.

All other functions multiplexed on the same pin work as expected.

Work around

A spare PWMxL/PWMxH pin can be used as the synchronization source output instead of the SYNCO2 pin using the following procedure:

- Configure the spare PWMxL/PWMxH pin to operate on the same time base, period, and phase as the synchronizing (or reference) PWM channel.
- Set up the duty cycle for the spare PWMxL/ PWMxH pin to the desired pulse width for the synchronization signal (typically 100 ns at the highest PWM resolution).
- Connect the spare PWMxL/PWMxH pin to the synchronization input of the slave PWM generator.

| Α0 | | | | |
|----|--|--|--|--|
| Χ | | | | |

6. Module: Interrupts

When the dsPIC® DSC device is operating in Doze mode, any interrupt should trigger the device to exit Doze mode and generate an interrupt request (IRQ) regardless of the interrupt priority level. However, if the interrupt priority level is lower than the CPU priority level, the interrupt request will not be generated. As a result, the CPU will not detect that it has exited Doze mode.

Work around

Any interrupt that is expected to wake the CPU from Doze mode must be configured for an interrupt priority level higher than the CPU priority level. This work around can be implemented in software right before the device enters Doze mode and reverted to the desired priority level after it wakes up from Doze mode.

Affected Silicon Revisions

| Α0 | | | | |
|----|--|--|--|--|
| Χ | | | | |

7. Module: ADC

If the ADC module is in an enabled state when the device enters Sleep mode as a result of executing a PWRSAV #0 instruction, the device power-down current (IPD) may exceed the specifications listed in the device data sheet. This may happen even if the ADC module is disabled by clearing the ADON bit prior to entering Sleep mode.

Work around

In order to remain within the IPD specifications listed in the device data sheet, the user software must completely disable the ADC module by setting the ADC Module Disable bit in the corresponding Peripheral Module Disable register (PMDx), prior to executing a PWRSAV #0 instruction.

Affected Silicon Revisions

| Α0 | | | | |
|----|--|--|--|--|
| Χ | | | | |

8. Module: PWM

The External Period Reset mode is used to reset the PWM period when the selected reset signal is asserted during the OFF time of the PWM. If the reset signal is asserted during the PWM ON time, then the reset signal must be ignored.

However, on the dsPIC33FJ32GS406/606/608/610 and dsPIC33FJ64GS406/606/608/610 devices, the reset signal is not ignored at the end of the PWM ON time. Therefore, the PWM period will be reset immediately after the end of the PWM ON time.

Work around

Ensure that the External Period Reset signal is asserted during the PWM OFF time.

| A0 | | | | |
|----|--|--|--|--|
| Χ | | | | |

9. Module: High Speed PWM

The PENH and PENL bits in the IOCONx register are used to assign ownership of the pins to either the PWM module or the GPIO module. The correct procedure to configure the PWM module is to first assign pin ownership to the PWM module and then enabling it using the PTEN bit in the PTCON register.

If the PWM module is enabled using the above sequence, then a glitch may be observed on the PWM pins before actual switching of the PWM outputs begins. This glitch may cause momentary turn ON of power MOSFETs that are driven by the PWM pins and may cause damage to the application hardware.

Work around

Follow the given sequence to avoid any glitches from appearing on the PWM outputs at the time of enabling.

 Configure the respective PWM pins to digital inputs using the TRISx registers. This step will put the PWM pins in a high-impedance state. The PWM outputs must be maintained in a safe state by using pull-up or pull-down resistors.

- Assign pin ownership to the GPIO module by configuring IOCONx<PENH> = 0 and IOCONx<PENL> = 0.
- 3. Specify the PWM override state to the desired safe state for the PWM pins using the OVRDAT<1:0> bit-field in the IOCONx register.
- Override the PWM outputs by setting IOCONx<OVRENH> = 1 and IOCONx<OVRENL> = 1.
- 5. Enable the PWM module by setting PTCON<PTEN> = 1.
- 6. Remove the PWM Overrides by making IOCONx<OVRENH> = 0 and IOCONx<OVRENL> = 0.
- Assign pin ownership to the PWM module by setting IOCONx<PENH> = 1 and IOCONx<PENL> = 1.

The code in Example 1 illustrates the use of this work around.

EXAMPLE 1: CONFIGURE PWM MODULE TO PREVENT GLITCHES ON PWM1H AND PWM1L PINS AT THE TIME OF ENABLING

```
TRISAbits.TRISA4 = 1;
                       // Configure PWM1H/RA4 as digital input
                       // Ensure output is in safe state using pull-up or
                       // pull-down resistors
TRISAbits.TRISA3 = 1;
                       // Configure PWM1L/RA3 as digital input
                       // Ensure output is in safe state using pull-up or
                       // pull-down resistors
IOCON1bits.PENH = 0;
                       // Assign pin ownership of PWM1H/RA4 to GPIO module
                       // Assign pin ownership of PWM1L/RA3 to GPIO module
IOCON1bits.PENL = 0;
IOCON1bits.OVRDAT = 0; // Configure override state of the PWM outputs to
                       // desired safe state.
IOCON1bits.OVRENH = 1; // Override PWM1H output
IOCON1bits.OVRENL = 1; // Override PWM1L output
PTCONbits.PTEN = 1;
                       // Enable PWM module
IOCON1bits.OVRENH = 0; // Remove override for PWM1H output
IOCON1bits.OVRENL = 0; // Remove override for PWM1L output
IOCON1bits.PENH = 1; // Assign pin ownership of PWM1H/RA4 to PWM module
IOCON1bits.PENL = 1;
                     // Assign pin ownership of PWM1L/RA3 to PWM module
```

| Α0 | | | | |
|----|--|--|--|--|
| Χ | | | | |

10. Module: ECAN

The ERRIF status flag (CiINTF<5>) does not get set when a CAN error condition occurs. However, the corresponding CiIF interrupt flag will get set on a CAN error condition, and an interrupt will be correctly generated if enabled.

Work around

Do not inspect the state of the ERRIF bit to determine if a CAN error interrupt has occurred. Instead, inspect the individual error condition status flags TXBO, TXBP, RXBP, TXWAR, RXWAR and EWARN (CiINTF<13:8>).

| A0 | | | | |
|----|--|--|--|--|
| Χ | | | | |

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70591**C**):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: DC Characteristics: I/O Pin Input Specifications

The maximum value for parameter DI19 (VIL specifications for SDAx and SCLx pins) was stated incorrectly in Table 31-9 of the current device data sheet. Also, parameters DI28 and DI29 (VIH specifications for SDAx and SCLx pins) were not stated. The correct values are shown in bold type in Table 3.

TABLE 3: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

| DC CHA | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended | | | | | | | | |
|--------------|---|--------------------|---------|-----|---------|-------|----------------|--|--|
| Param No. | Symbol Characteristic | | | Тур | Max | Units | Conditions | | |
| | VIL | Input Low Voltage | | | | | | | |
| DI18 | | SDAx, SCLx | Vss | _ | 0.3 VDD | V | SMBus disabled | | |
| DI19 | | SDAx, SCLx | Vss | 1 | 0.8 | ٧ | SMBus enabled | | |
| | VIH | Input High Voltage | | | | | | | |
| DI28 | | SDAx, SCLx | 0.7 VDD | _ | 5.5 | ٧ | SMBus disabled | | |
| DI29 | | SDAx, SCLx | 2.1 | _ | 5.5 | ٧ | SMBus enabled | | |

APPENDIX A: REVISION HISTORY

Rev A Document (10/2009)

Initial release of this document; issued for revision A0. Includes silicon issues 1 (ECAN), 2 (SPI), 3 (SPI) 4 (JTAG), 5 (PWM) and 6 (Interrupts).

Rev B Document (6/2010)

Removed silicon issue 2 (SPI) and marked its location as reserved.

Updated the work around in silicon issue 5 (PWM).

Added silicon issues 7 (ADC), 8 (PWM) and 9 (High Speed PWM) and data sheet clarification 1 (DC Characteristics: I/O Pin Input Specifications).

Rev C Document (11/2010)

Updated the Device IDs in Table 1 for the following devices:

- dsPIC33FJ32GS606
- dsPIC33FJ32GS608
- dsPIC33FJ32GS610
- dsPIC33FJ64GS406
- dsPIC33FJ64GS606
- dsPIC33FJ64GS608

Added silicon issue 10 (ECAN).

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-635-7

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Callaua

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200

Fax: 852-2401-3431
Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4450-2828

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham**

Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/04/10