

PIC24HJ12GP201/202 Data Sheet

High-Performance, 16-bit Microcontrollers

© 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, Omniscient Code Generation, PICC, PICC-18, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



PIC24HJ12GP201/202

High-Performance, 16-Bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (@ 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range (-40°C to +125°C)

High-Performance CPU:

- · Modified Harvard architecture
- · C compiler optimized instruction set
- · 16-bit-wide data path
- · 24-bit-wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 71 base instructions, mostly one word/one cycle
- Sixteen 16-bit general purpose registers
- · Flexible and powerful addressing modes
- · Software stack
- 16 x 16 multiply operations
- 32/16 and 16/16 divide operations
- Up to ±16-bit shifts for up to 40-bit data

Interrupt Controller:

- 5-cycle latency
- Up to 21 available interrupt sources
- · Up to three external interrupts
- · Seven programmable priority levels
- Four processor exceptions

On-Chip Flash and SRAM:

- Flash program memory (12 Kbytes)
- Data SRAM (1024 bytes)
- · Boot and General Security for Program Flash

Digital I/O:

- Peripheral Pin Select Functionality
- Up to 21 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change for up to 21 pins
- · Output pins can drive from 3.0V to 3.6V
- Up to 5V output with open drain configuration
- · All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

System Management:

- · Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated Phase-Locked Loop (PLL)
 - Extremely low-jitter PLL
- Power-up Timer
- · Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- · Fail-Safe Clock Monitor
- · Reset by multiple sources

Power Management:

- · On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep, and Doze modes with fast wake-up

Timers/Capture/Compare:

- Timer/Counters, up to three 16-bit timers:
 - Can pair up to make one 32-bit timer
 - One timer runs as Real-Time Clock with external
 - 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to four channels):
 - Capture on up, down, or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to two channels):
 - Single or Dual 16-bit Compare mode
 - 16-bit Glitchless PWM Mode

Communication Modules:

- 4-wire SPI:
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C™:
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART:
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN bus support
 - IrDA® encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS

Analog-to-Digital Converters (ADCs):

- 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:
 - Two and four simultaneous samples (10-bit ADC)
 - Up to 10 input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±2 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

CMOS Flash Technology:

- Low-power, high-speed Flash technology
- · Fully static design
- 3.3V (±10%) operating voltage
- · Industrial and extended temperature
- Low power consumption

Packaging:

- 18-pin SDIP/SOIC
- 28-pin SDIP/SOIC/QFN/SSOP

Note: See Table 1 for the exact peripheral features per device.

PIC24HJ12GP201/202 Product Families

The device names, pin counts, memory sizes and peripheral availability of each family are listed below, followed by their pinout diagrams.


		ory			Re	mappa	ble Pe	ripher	als					
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte)	Remappable Pins	16-bit Timer	Input Capture	Output Compare Std. PWM	UART	External Interrupts ⁽²⁾	IdS	10-Bit/12-Bit ADC	I²C™	I/O Pins (Max)	Packages
PIC24HJ12GP201	18	12	1	8	3(1)	4	2	1	3	1	1 ADC, 6 ch	1	13	SDIP SOIC
PIC24HJ12GP202	28	12	1	16	3(1)	4	2	1	3	1	1 ADC, 10 ch	1	21	SDIP SOIC SSOP QFN

TABLE 1: PIC24HJ12GP201/202 CONTROLLER FAMILIES

Note 1: Only two out of three timers are remappable.

2: Only two out of three interrupts are remappable.

Pin Diagrams



Note 1: The RPn pins can be used by any remappable peripheral. See Table 1 for the list of available peripherals.

Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-bit Microcontrollers	11
3.0	CPU	15
4.0	Memory Organization	21
5.0	Flash Program Memory	41
6.0	Resets	47
7.0	Interrupt Controller	55
8.0	Oscillator Configuration	83
9.0	Power-Saving Features	93
10.0	I/O Ports	97
11.0	Timer1	. 115
12.0	Timer2/3 Feature	. 117
13.0	Input Capture	. 123
	Output Compare	
15.0	Serial Peripheral Interface (SPI)	
16.0	Inter-Integrated Circuit™ (I ² C)	. 135
17.0	Universal Asynchronous Receiver Transmitter (UART)	. 143
18.0	10-bit/12-bit Analog-to-Digital Converter (ADC)	. 149
19.0	Special Features	. 163
20.0	Instruction Set Summary	
21.0	Development Support	. 179
	Electrical Characteristics	
23.0	Packaging Information	. 217
Appe	ndix A: Revision History	. 225
Index		233
The N	/icrochip Web Site	. 237
Custo	omer Change Notification Service	. 237
Custo	omer Support	. 237
Read	er Response	. 238
Produ	uct Identification System	. 239

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System


Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest family reference manual sections.

This document contains device specific information for the PIC24HJ12GP201/202 devices. PIC24H devices contain extensive functionality with a highperformance, 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC24HJ12GP201/202 family of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.



Pin Name	Pin Type	Buffer Type	PPS	Description
AN0-AN9	I	Analog	No	Analog input channels.
CLKI CLKO	I O	ST/CMOS —	No No	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	Ι	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI SOSCO	I O	ST/CMOS	No No	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.
CN0-CN7 CN11-CN15 CN21-CN24 CN27 CN29-CN30	I	ST	No No No No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC2 IC7-IC8	I	ST	Yes Yes	Capture inputs 1/2 Capture inputs 7/8
OCFA OC1-OC2	I O	ST —	Yes Yes	Compare Fault A input (for Compare Channels 1 and 2). Compare outputs 1 through 2.
INT0	ļ	ST	No	External interrupt 0.
INT1 INT2	1	ST ST	Yes Yes	External interrupt 1. External interrupt 2.
RA0-RA4	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
T1CK	I	ST	No	Timer1 external clock input.
T2CK T3CK	I	ST ST	Yes Yes	Timer2 external clock input. Timer3 external clock input.
U1CTS	I	ST	Yes	UART1 clear to send.
U1RTS	0		Yes	UART1 ready to send.
U1RX U1TX	I O	ST —	Yes Yes	UART1 receive. UART1 transmit.
SCK1	I/O	ST	Yes	Synchronous serial clock input/output for SPI1.
SDI1 SDO1	l O	ST	Yes Yes	SPI1 data in. SPI1 data out.
SS1	1/0	ST	Yes	SPI1 data out. SPI1 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1 ASDA1	1/0 1/0	ST ST	No No	Alternate synchronous serial clock input/output for I2C1. Alternate synchronous serial data input/output for I2C1.
TMS		ST	No	JTAG Test mode select pin.
ТСК	İ	ST	No	JTAG test clock input pin.
TDI TDO		ST	No	JTAG test data input pin.
PGED1	0	<u>—</u> ст	No	JTAG test data output pin.
PGED1 PGEC1	I/O I	ST ST	No No	Data I/O pin for programming/debugging communication channel 1. Clock input pin for programming/debugging communication channel 1.
PGED2	1/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2.
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
PGEC3		ST	No	Clock input pin for programming/debugging communication channel 3.
	100 - 0	MOS compos	ible inn	out or output Analog = Analog input P = Power
				CMOS levels O = Output I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	PPS	Description							
Vcap/ Vddcore	Р		No	CPU logic filter capacitor connection.							
Vss	Р	_	No	Ground reference for logic and I/O pins.							
VREF+	I	Analog	No	Analog voltage reference (high) input.							
VREF-	I	Analog	No	Analog voltage reference (low) input.							
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.							
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.							
AVss	Р	Р	No	Ground reference for analog modules.							
Vdd	Р	_	No	Positive supply for peripheral logic and I/O pins.							
Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input O = Output P = Power I = Input PPS = Peripheral Pin Select Peripheral Pin Select Peripheral Pin Select Peripheral Pin Select											

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

gend: batible input or output o com ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).

2.1 Basic Connection Requirements

Getting started with the PIC24HJ12GP201/202 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (even if ADC module is not used)

(see Section 2.2 "Decoupling Capacitors")
• VCAP/VDDCORE

- (see Section 2.3 "Capacitor on Internal Voltage Regulator (Vcap/Vddcore)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented

```
Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.
```


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD, and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have a resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the microcontroller. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the microcontroller pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the microcontroller, and the maximum current drawn by the microcontroller in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

A low-ESR (<5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 22.0** "**Electrical Characteristics**" for additional information.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 19.2** "**On-Chip Voltage Regulator**" for details.

2.4 Master Clear (MCLR) Pin


The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- Device Reset
- · Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that capacitor C is isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the microcontroller as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3, or MPLAB REAL ICE[™] in-circuit emulator

For more information on MPLAB ICD 2, MPLAB ICD 3, or MPLAB REAL ICE in-circuit emulator connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB[®] ICD 2" (poster) DS51265
- *"MPLAB[®] ICD 2 Design Advisory"* DS51566
- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749


2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the microcontroller. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SU OF

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz. This means that if the external oscillator frequency is outside this range, the application must start-up in FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

When the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, MPLAB ICD 3, or MPLAB REAL ICE in-circuit emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in the register that correspond to the A/D pins that are initialized by MPLAB ICD 2, MPLAB ICD 3, or MPLAB REAL ICE in-circuit emulator, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, MPLAB ICD 3, or MPLAB REAL ICE in-circuit emulator is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternately, connect a 1k to 10k resistor to Vss on unused pins and drive the output to logic low.

3.0 CPU

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 2. "CPU" (DS70245), which is available from the Microchip web site (www.microchip.com).

The PIC24HJ12GP201/202 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M by 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJ12GP201/202 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The PIC24HJ12GP201/202 instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, PIC24HJ12GP201/202 devices are capable of executing a data (or program data) memory read, a working register (data) read, a data memory write, and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the PIC24HJ12GP201/202 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

3.2 Special MCU Features


The PIC24HJ12GP201/202 features a 17-bit by 17-bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible.

The PIC24HJ12GP201/202 supports 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.


A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.

PIC24HJ12GP201/202





PIC24HJ12GP201/202



3.3 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0							
_	_	_	_	_	_		DC							
oit 15							bit 8							
R/W-0 ⁽¹⁾	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0							
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С							
pit 7							bit (
Legend:														
C = Clear only	y bit	R = Readable	e bit	U = Unimplei	mented bit, read	as '0'								
S = Set only b	oit	W = Writable	bit	-n = Value at	POR									
1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown									
oit 15-9	Unimplemer	ted: Read as '	0'											
oit 8	DC: MCU AL	U Half Carry/B	orrow bit											
			low-order bit (for byte-sized of	data) or 8th low-	order bit (for wo	ord-sized data							
		sult occurred	th low order k	ait (for byto aiz	ed data) or 8th	low order bit (for word aiza							
	•	the result occur												
oit 7-5	,	PU Interrupt Pri		atus bits ⁽²⁾										
		nterrupt Priority	-		ots disabled									
	110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13)													
	101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12)													
	100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11)													
	010 = CPU Interrupt Priority Level is 2 (10)													
	001 = CPU l i	nterrupt Priority	Level is 1 (9)	-										
	000 = CPU l i	nterrupt Priority	Level is 0 (8)	l de la constante de										
oit 4	RA: REPEAT	Loop Active bit	İ											
		oop in progress oop not in prog												
oit 3	N: MCU ALU	Negative bit												
	1 = Result wa	as negative												
		as non-negative	e (zero or posi	itive)										
oit 2	OV: MCU AL	U Overflow bit												
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude whic													
	causes the sign bit to change state.													
	 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 													
oit 1	Z: MCU ALU													
	1 = An operation which affects the Z bit has set it at some time in the past													
		-		cts the Z bit ha	s cleared it (i.e.,	a non-zero res	sult)							
oit 0		Carry/Borrow												
		ut from the Mo out from the M			e result occurrec It occurred	I								
		s are concatena	ated with the I	PL<3> bit (COI	RCON<3>) to fo	orm the CPU In	terrupt Priorit							
Le	evel. The value	in parenthese	es indicates the	he IPL if IPL<	3> = 1. Úser ii									

2: The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).

REGISTER 3-2. CORCON. CORE CONTROL REGISTER	REGISTER 3-2:	CORCON: CORE CONTROL REGISTER
---	---------------	-------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
—	—	_		—		—	—						
bit 15							bit 8						
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0						
—	—	—	—	IPL3 ⁽¹⁾	PSV	—	—						
bit 7							bit 0						
Legend:		C = Clear only bit											
R = Readable I	oit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set							
0' = Bit is clear	ed	ʻx = Bit is unkr	nown	U = Unimpler	nented bit, read	d as '0'							
bit 15-4 Unimplemented: Read as '0' bit 3 IPL3: CPU Interrupt Priority Level Status bit 3 ⁽¹⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less													

bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space visible in data space
	0 = Program space not visible in data space

bit 1-0 Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.4 Arithmetic Logic Unit (ALU)

The PIC24HJ12GP201/202 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts, and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV), and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *dsPIC30F/33F Programmer's Reference Manual* (DS70157) for information on the SR bits affected by each instruction.

The PIC24HJ12GP201/202 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.4.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.4.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.4.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 3. "Data Memory" (DS70237), which is available from the Microchip web site (www.microchip.com).

The PIC24HJ12GP201/202 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.


4.1 Program Address Space

The program address memory space of the PIC24HJ12GP201/202 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in **Section 4.4 "Interfacing Program and Data Memory Spaces"**.

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the PIC24HJ12GP201/202 family of devices is shown in Figure 4-1.





4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All PIC24HJ12GP201/202 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

PIC24HJ12GP201/202 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the many device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The PIC24HJ12GP201/202 CPU has a separate 16bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.4.3 "Reading Data From Program Memory Using Program Space Visibility").

PIC24HJ12GP201/202 devices implement up to 30 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve data space memory usage efficiency, the PIC24HJ12GP201/202 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decoding but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction in progress is completed. If the instruction occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternately, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the near data space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24HJ12GP201/202 core and peripheral modules for controlling the operation of the device.


SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A complete listing of implemented SFRs, including their addresses, is shown in Table 4-1 through Table 4-21.

Note:	The actual set of peripheral features and
	interrupts varies by the device. Refer to
	the corresponding device tables and pin-
	out diagrams for device-specific
	information.

4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV class of instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode with a working register as an address pointer.

PIC24HJ12GP201/202



SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000			l					Working Re	gistor 0		l	l					0000
WREG1	0000								Working Re									0000
WREG2	0002								Working Re	•								0000
WREG2	0004								Working Re	-								0000
WREG4	0008								•	•								
WREG4	0008 000A								Working Re									0000
WREG5	000A		Working Register 5 Working Register 6														0000	
																0000		
WREG7 WREG8	000E															0000		
	0010		Working Register 8														0000	
WREG9	0012		Working Register 9														0000	
WREG10	0014		Working Register 10														0000	
WREG11	0016		Working Register 11														0000	
WREG12	0018								Working Reg									0000
WREG13	001A								Working Reg									0000
WREG14	001C								Working Reg									0000
WREG15	001E								Working Reg									0800
SPLIM	0020								ck Pointer Li	0								XXXX
PCL	002E							Program	Counter Lo	w Word Reg	jister							0000
PCH	0030	—	_	—	—	—	—		_					High Byte F				0000
TBLPAG	0032	_	_	_	_	_	—	_	_	Table Page Address Pointer Register								
PSVPAG	0034	—	—	_	—	—	—	—	—			am Memory	Visibility P	age Addres	s Pointer R	egister		0000
RCOUNT	0036							Repe	at Loop Cou	•		1	1	1	1	1	1	XXXX
SR	0042	_	_	—	—	_	—	_	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	—	—	—	—	—	—	—	—	—	—	—	—	IPL3	PSV	—	—	0000
DISICNT	0052	—	—						Disable	Interrupts	Counter R	egister						xxxx

DS70282D-page 26

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ12GP202

SFR Name Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 12 Bit 10 All Resets CNEN1 0060 CN15IE CN14IE CN13IE CN12IE CN11IE — — — CN2IE CN5IE CN4IE CN3IE CN2IE CN0IE 0000 CNEN2 0062 — CN30IE CN2IE CN12IE CN11PU — — — CN2IE CN2IE CN2IE CN3IE CN2IE CN1IE 0000 CNPU1 0068 CN15PUE CN14PUE CN12PUE CN12PUE CN11PUE — — CN24PUE CN21E CN21E CN2IE CN3PUE CN2PUE CN3PUE CN1					-	-			-	-									
CNEN2 0062 CN30ie CN29ie CN27ie CN24ie CN23ie CN21ie CN16ie 0000 CNPU1 0068 CN15PUE CN14PUE CN12PUE CN11PUE CN21ie CN21ie CN16ie 0000			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPU1 0068 CN15PUE CN14PUE CN12PUE CN11PUE CN7PUE CN6PUE CN3PUE CN2PUE CN1PUE CN0PUE C0000	CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE			—	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
	CNEN2	0062	_	CN30IE	CN29IE	_	CN27IE	-	_	CN24IE	CN23IE	CN22IE	CN21IE		-	_	_	CN16IE	0000
CNPU2 006A CN30PUE CN27PUE CN24PUE CN22PUE CN21PUE CN16PUE 0000	CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE		_	_	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
	CNPU2	006A	_	CN30PUE	CN29PUE	_	CN27PUE	_		CN24PUE	CN23PUE	CN22PUE	CN21PUE	_	_	_	_	CN16PUE	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ12GP201

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	_	_	_	CN12IE	CN11IE	_		-	_	_	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062		CN30IE	CN29IE	_	_	_			CN23IE	CN22IE	CN21IE		_	_			0000
CNPU1	0068		_		CN12PUE	CN11PUE	_				_	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A		CN30PUE	CN29PUE	_	_	_			CN23PUE	CN22PUE	CN21PUE		_	_			0000

TABLE 4-4:	INTERRUPT CONTROLLER REGISTER MAP
------------	-----------------------------------

										-	-		-	-			-	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	_	_	—	_	—	_	_		DIV0ERR		MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_		_	_	_	-	INT2EP	INT1EP	INT0EP	0000
IFS0	0084		_	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086		_	INT2IF	_	—	—	—		IC8IF	IC7IF	_	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
IFS4	008C		—	_	—	—	_	—			—		_	—		U1EIF		0000
IEC0	0094		—	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096		—	INT2IE	—	—	_	—		IC8IE	IC7IE		INT1IE	CNIE		MI2C1IE	SI2C1IE	0000
IEC4	009C		—	_	—	—	_	—			—		_	—		U1EIE		0000
IPC0	00A4			T1IP<2:0>	>	—	(OC1IP<2:0)>			IC1IP<2:0>		—	11	NT0IP<2:0>	•	4444
IPC1	00A6			T2IP<2:0>	>	—	(OC2IP<2:0)>			IC2IP<2:0>		—		—		4440
IPC2	00A8		ι	J1RXIP<2:(0>	—	S	SPI1IP<2:0)>		:	SPI1EIP<2:0)>	—		T3IP<2:0>		4444
IPC3	00AA		—	_	—	—	_	—				AD1IP<2:0>	>	—	U	1TXIP<2:0	>	0044
IPC4	00AC			CNIP<2:0>	>	—	_	—				MI2C1IP<2:0)>	—	SI	2C1IP<2:0	>	4044
IPC5	00AE			IC8IP<2:0>	>	—		IC7IP<2:0	>		—		_	—	11	NT1IP<2:0>	•	4404
IPC7	00B2		—	_	—	—	_	—				INT2IP<2:0	>	—		—		0040
IPC16	00C4		_	_	_	—	_	—	_	—		U1EIP<2:0>	>	—	-	-		0040
INTTREG	00E0		_	—	_		ILR<3	:0>>		_			VE	CNUM<6:0>				0000

	Ρ
Ī	C
	Ň
	4
	Ľ
]1
	N
	G
	P
	2(
)1
Ī	12
Ī	0
	Ν

All

TABLE 4-5: TIMER REGISTER MAP SFR Name SFR

DS70282D-page 28

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								XXXX
PR1	0102								Period R	Register 1								FFFF
T1CON	0104	TON	—	TSIDL	—	—	—	_	—	—	TGATE	TCKPS	6<1:0>	—	TSYNC	TCS		0000
TMR2	0106								Timer2	Register								XXXX
TMR3HLD	0108						Time	er3 Holding	Register (for	r 32-bit timer	operations	only)						XXXX
TMR3	010A								Timer3	Register								XXXX
PR2	010C								Period R	Register 2								FFFF
PR3	010E								Period R	Register 3								FFFF
T2CON	0110	TON	_	TSIDL	—	—	_	—	—	—	TGATE	TCKPS	S<1:0>	T32	_	TCS		0000
T3CON	0112	TON	—	TSIDL	—	_	—	_	-	—	TGATE	TCKPS	6<1:0>	_	_	TCS	-	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-6: INPUT CAPTURE REGISTER MAP

	•••••••••••••••••••••••••••••••••••••••																	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Cap	ture Registe	r							XXXX
IC1CON	0142	_											0000					
IC2BUF	0144	Input 2 Capture Register												XXXX				
IC2CON	0146	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Cap	ture Registe	r							XXXX
IC7CON	015A	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8Capt	ture Register	r							XXXX
IC8CON	015E	_	—	ICSIDL	_	_	—	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-7: OUTPUT COMPARE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Output	Compare 1	Secondary	Register							XXXX
OC1R	0182	Output Compare 1 Register														XXXX		
OC1CON	0184												0000					
OC2RS	0186							Output	Compare 2	Secondary	Register							XXXX
OC2R	0188							0	utput Comp	are 2 Regist	ter							XXXX
OC2CON	018A	—	_	OCSIDL	—	—	_	_	-	-	-	_	OCFLT	OCTSEL		0000		

TABLE 4-8: I2C1 REGISTER MAP

					-			-										-	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_	—	—	—	_	_	-	_				Receive	Register				0000	
I2C1TRN	0202	_	_	_	_	_	_	_	-	Transmit Register									
I2C1BRG	0204	_	_	_	_	_	_	_		Baud Rate Generator Register									
I2C1CON	0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000	
I2C1ADD	020A	_	_	_	_	_	_					Address	Register					0000	
I2C1MSK	020C	_	_	—	—	—	_					Address Ma	ask Register					0000	

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD	_	UEN1									0000		
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	XBF TRMT URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA								0110		
U1TXREG	0224	_	_	_		_	_	_											
U1RXREG	0226	_	_	_	_	_	—	_											
U1BRG	0228							Bau	d Rate Ger	nerator Presc	aler							0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL		—	—	_			SPIROV	—		—		SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		<1:0>	0000			
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	—	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Re	ceive Buffer	Register							0000

TABLE 4-11: PERIPHERAL PIN SELECT INPUT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680		—				NT1R<4:0>						—		—	_		1F00
RPINR1	0682		_		_		_								INT2R<4:0>	•		001F
RPINR3	0686	_	_	-		٦	3CKR<4:0	>		-	-	-		٦	[2CKR<4:0	>		1F1F
RPINR7	068E	_	—	_			IC2R<4:0>								IC1R<4:0>			1F1F
RPINR10	0694	_	_	-			IC8R<4:0>			-	-	-			IC7R<4:0>			1F1F
RPINR11	0696	_	_	_	_	_	_	_	_	_	_	-		(DCFAR<4:0	>		001F
RPINR18	06A4	_	_	_		U	1CTSR<4:0	>						ι	J1RX <r4:0< td=""><td>></td><td></td><td>1F1F</td></r4:0<>	>		1F1F
RPINR20	06A8	_	_	_		S	SCK1R<4:0	>		_	_	_		:	SDI1R<4:0>	•		1F1F
RPINR21	06AA	_	_	_	_		_								SS1R<4:0>			001F

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ12GP202

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0		_				RP1R<4:0>			_	_	_			RP0R<4:0>			0000
RPOR1	06C2		_				RP3R<4:0>			_	_	_			RP2R<4:0>			0000
RPOR2	06C4		_				RP5R<4:0>			_	—	_			RP4R<4:0>			0000
RPOR3	06C6		_				RP7R<4:0>			_	—	—			RP6R<4:0>			0000
RPOR4	06C8		_				RP9R<4:0>			_	—	_			RP8R<4:0>			0000
RPOR5	06CA		_			I	RP11R<4:0>	•		_	—	—		I	RP10R<4:0>	>		0000
RPOR6	06CC		_			I	RP13R<4:0	>		_	_	—		I	RP12R<4:0>	>		0000
RPOR7	06CE	_	_	_		I	RP15R<4:0	>		_	_	_		I	RP14R<4:0>	•		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ12GP201

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	_			RP1R<4:0>			_	_	_			RP0R<4:0>			0000
RPOR2	06C4	_	_	_	_	_	_	_	_	_	_	_			RP4R<4:0>			0000
RPOR3	06C6	_	_	_			RP7R<4:0>			_	_	_	_	_	_	_	_	0000
RPOR4	06C8	_	_				RP9R<4:0>				_	_			RP8R<4:0>			0000
RPOR7	06CE					F	RP15R<4:0>	>			_	_		F	RP14R<4:0	>		0000

TABLE 4-14: ADC1 REGISTER MAP FOR PIC24HJ12GP201

IABLE 4-	14: /		EGISTI		FUR PIC	524MJ I	29720											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	a Buffer 0								XXXX
ADC1BUF1	0302								ADC Data	a Buffer 1								XXXX
ADC1BUF2	0304								ADC Data	a Buffer 2								XXXX
ADC1BUF3	0306								ADC Data	a Buffer 3								XXXX
ADC1BUF4	0308								ADC Data	a Buffer 4								XXXX
ADC1BUF5	030A								ADC Data	a Buffer 5								XXXX
ADC1BUF6	030C								ADC Data	a Buffer 6								xxxx
ADC1BUF7	030E								ADC Data	a Buffer 7								xxxx
ADC1BUF8	0310								ADC Data	a Buffer 8								xxxx
ADC1BUF9	0312													xxxx				
ADC1BUFA	0314	ADC Data Buffer 10													XXXX			
ADC1BUFB	0316								ADC Data	Buffer 11								xxxx
ADC1BUFC	0318								ADC Data	Buffer 12								XXXX
ADC1BUFD	031A								ADC Data	Buffer 13								XXXX
ADC1BUFE	031C								ADC Data	Buffer 14								XXXX
ADC1BUFE	031E			r					ADC Data	Buffer 15						r	I	XXXX
AD1CON1	0320	ADON	—	ADSIDL	_	—	AD12B	-	M<1:0>		SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG<2:0>	>	_	—	CSCNA		S<1:0>	BUFS	—		SMPI			BUFM	ALTS	0000
AD1CON3	0324	_													0000			
AD1CHS123	0326	—	_	—	_	—	CH123N	-	CH123SB	—	_	_	_			NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	—		С	H0SB<4:0>	>	1	CHONA	_	_			CH0SA<4:0			0000
AD1PCFGL	032C	_	_	—	_	_	_			PCGG7	PCGF6	_	_	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	—	—	—	_	—	—	—	_	CSS7	CSS6	_	—	CSS3	CSS2	CSS1	CSS0	0000

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Dat	a Buffer 0				1				XXXX
ADC1BUF1	0302								ADC Dat	a Buffer 1								XXXX
ADC1BUF2	0304								ADC Dat	a Buffer 2								XXXX
ADC1BUF3	0306								ADC Dat	a Buffer 3								XXXX
ADC1BUF4	0308								ADC Dat	a Buffer 4								XXXX
ADC1BUF5	030A								ADC Dat	a Buffer 5								XXXX
ADC1BUF6	030C								ADC Dat	a Buffer 6								XXXX
ADC1BUF7	030E								ADC Dat	a Buffer 7								XXXX
ADC1BUF8	0310								ADC Dat	a Buffer 8								XXXX
ADC1BUF9	0312								ADC Dat	a Buffer 9								XXXX
ADC1BUFA	0314	ADC Data Buffer 10												XXXX				
ADC1BUFB	0316								ADC Data	a Buffer 11								XXXX
ADC1BUFC	0318								ADC Data	Buffer 12								XXXX
ADC1BUFD	031A								ADC Data	Buffer 13								XXXX
ADC1BUFE	031C								ADC Data	Buffer 14								XXXX
ADC1BUFF	031E								ADC Data	a Buffer 15								XXXX
AD1CON1	0320	ADON	_	ADSIDL	_	_	AD12B	FOR	M<1:0>	Ş	SSRC<2:0>	>	_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	Ň	VCFG<2:0	>	-	_	CSCNA	CHP	S<1:0>	BUFS			SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC — — SAMC<4:0> ADCS<7:0>											0000					
AD1CHS123	0326	—	—	<u> </u>										NA<1:0>	CH123SA	0000		
AD1CHS0	0328	CH0NB	_	_			CH0SB<4:(-	1	CH0NA	—	—			CH0SA<4:		1	0000
AD1PCFGL	032C		—	—	_	—	—	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	—	—	—	—		—	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000

TABLE 4-15: ADC1 REGISTER MAP FOR PIC24HJ12GP202

TABLE 4-16: PORTA REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0		—	—	_	—	—	_	_	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2	_	-	-	_	_		_	_	_	_	_	RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4	_	-	-	_	_		_	_	_	_	_	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	02C6	—	—	_	-	_	—		-		_		ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: PORTB REGISTER MAP FOR PIC24HJ12GP202

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
ODCB	02CE	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: PORTB REGISTER MAP FOR PIC24HJ12GP201

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	—		—	—	TRISB9	TRISB8	TRISB7			TRISB4			TRISB1	TRISB0	C393
PORTB	02CA	RB15	RB14	_	_	—	_	RB9	RB8	RB7	-	_	RB4	-	-	RB1	RB0	XXXX
LATB	02CC	LATB15	LATB14	_	-	_	_	LATB9	LATB8	LATB7	_	_	LATB4	_	_	LATB1	LATB0	XXXX
ODCB	02CE	ODCB15	ODCB14	—		—	—	ODCB9	ODCB8	ODCB7	_		ODCB4	_	_	ODCB1	ODCB0	0000

TABLE 4-19: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	_	_	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XXXX} (1)
OSCCON	0742	_	(COSC<2:0>	>	—	NOSC<2:0>			CLKLOCK	IOLOCK	LOCK	_	CF	_	LPOSCEN	OSWEN	0300 (2)
CLKDIV	0744	ROI	I	DOZE<2:0>	>	DOZEN	FRCDIV<2:0>			PLLPOS	T<1:0>	_		F	PLLPRE<4:	0>		3040
PLLFBD	0746	—	_	—	—	_						F	PLLDIV<8:()>				0030
OSCTUN	0748	_	_	_	_	_	—	—	_	-	_			TUN	l<5:0>			0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

TABLE 4-20: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	_	-	_	_	_	_	ERASE	_	—	NVMOP<3:0>				₀₀₀₀ (1)
NVMKEY	0766	_		_	_	-	—	_	_	NVMKEY<7:0>								0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-21: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	—	—	T3MD	T2MD	T1MD	_	_	—	I2C1MD		U1MD	_	SPI1MD		_	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	_				IC2MD	IC1MD	_	—	_		—	_	OC2MD	OC1MD	0000

4.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the PIC24HJ12GP201/202 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-4. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note:	A PC push during exception processing
	concatenates the SRL register to the MSB
	of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned.

When an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. However, the stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x0C00 in RAM, initialize the SPLIM with the value 0x0BFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the SFR space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-4: CALL STACK FRAME



4.2.6 DATA RAM PROTECTION FEATURE

The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code, when it is enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code, when it is enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-22 form the basis of the addressing modes that are optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those provided by other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA.)
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.3.3 MOVE (MOV) INSTRUCTIONS

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not all instructions support all the address- ing modes given above. Individual instruc-
	tions may support different subsets of these addressing modes.

4.3.4 OTHER INSTRUCTIONS

In addition to the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Interfacing Program and Data Memory Spaces

The PIC24HJ12GP201/202 architecture uses a 24-bitwide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJ12GP201/ 202 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. The application can only access the lsw of the program word.

4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the MSb of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-23 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA.


	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0 PC<22:1> 0				0	
(Code Execution)			XXX XXX				
TBLRD/TBLWT	User	TBLPAG<7:0>		Data EA<15:0>			
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx					
	Configuration	TBLPAG<7:0>			Data EA<15:0>		
		1	XXX XXXX	XXXX X	xxx xxxx xxxx		
Program Space Visibility	User	0 PSVPAG<7		7:0> Data EA<14:0> ⁽¹⁾		0> ⁽¹⁾	
(Block Remap/Read)		0	XXXX XXXX	ζ	XXX XXXX XXXX	XXXX	

TABLE 4-23: PROGRAM SPACE ADDRESS CONSTRUCTION

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

PIC24HJ12GP201/202

FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



4.4.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte- or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

• TBLRDL (Table Read Low): In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High): In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.

In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, as in the TBLRDL instruction. Note that the data will always be '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL or TBLRDH).

Program space access through the data space occurs if the MSb of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data to execute in a single cycle.

When CORCON < 2 > = 1 and EA < 15 > = 1: **Program Space Data Space PSVPAG** 15 0 0x000000 0x0000 02 Data EA<14:0> 0x010000 0x018000 The data in the page designated by PSV-PAG is mapped into the upper half of the data memory 0x8000 space... **PSV** Area ...while the lower 15 bits of the EA specify an exact address within 0xFFFF the PSV area. This corresponds exactly to the same lower 15 bits of the actual program space address. 0x800000

FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION

5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 4. "Program Memory" (DS70228), which is available from the Microchip web site (www.microchip.com).

The PIC24HJ12GP201/202 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a PIC24HJ12GP201/202 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows users to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes).


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table-read and tablewrite instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

The PIC24HJ12GP201/202 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions), and to program one row or one word. The 8-row erase pages and single row write rows are edgealigned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 22-18) and the value of the FRC Oscillator Tuning register (see Register 8-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 22-12).

EQUATION 5-1: PROGRAMMING TIME

Т	
7.37 MHz × (FRC Accuracy)% × (FRC Tuning)%	

For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 8-4) are set to `bl11111, the Minimum Row Write Time is:

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 \text{ ms}$$

and, the Maximum Row Write Time is:

$$T_{RW} = \frac{11064 \text{ Cycles}}{7.37 \text{ MHz} \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 \text{ms}$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory:

- NVMCON: Flash Memory Control Register
- NVMKEY: Nonvolatile Memory Key Register

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3** "**Programming Operations**" for further details.

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	_	_	—	_	
oit 15							bit
				D and a (1)		D # 4 (1)	D (1)
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
	ERASE	—			NVMO	P<3:0> ⁽²⁾	b:t
bit 7							bit
Legend:		SO = Satiable	only bit				
R = Readab	le bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	WR: Write Cont				T I		
	1 = Initiates a cleared by	hardware when			1. The operatio	n is seit-timed	and the bit I
	0 = Program or						
bit 14	WREN: Write E	nable bit					
	1 = Enable Flas						
	0 = Inhibit Flas		•				
bit 13	WRERR: Write Sequence Error Flag bit 1 = An improper program or erase sequence attempt or termination has occurred (bit is set						
		er program or er Ily on any set at			rmination has c	occurred (bit is s	set
bit 12-7	 0 = The program or erase operation completed normally Unimplemented: Read as '0' 						
bit 6	ERASE: Erase/		e bit				
	1 = Perform the						
	0 = Perform the		ation specifie	ed by NVMOP<	3:0> on the nex	t WR command	1
bit 5-4	Unimplemente		10				
bit 3-0	NVMOP<3:0>:	NVM Operation	Select bits ¹⁴	-)			
	<u>If ERASE = 1:</u> 1111 = Memory	v bulk erase one	ration				
	1101 = Erase G						
	1100 = Erase S						
	0011 = No oper 0010 = Memory		oration				
	0001 = No oper		eration				
	0000 = Erase a		ation registe	er byte			
	If ERASE = 0:						
	1111 = No operation						
	1101 = No operation 1100 = No operation						
			operation				
	0011 = intermory	woru program					
	0011 = Memory 0010 = No oper	ration	-				
	0010 = No oper 0001 = Memory	ration y row program o	peration				
	0010 = No oper	ration y row program o	peration	ister byte			

2: All other combinations of NVMOP<3:0> are unimplemented.

REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMKI	EY<7:0>			
bit 7							bit 0

Legend:	SO = Satiable only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set	Set up NVMCON for block erase operation				
	MOV	#0x4042, W0	;		
	MOV	W0, NVMCON	;	Initialize NVMCON	
; Ini	t pointer	to row to be ERASED			
	MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;		
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR	
	MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA[15:0] pointer	
	TBLWTL	WO, [WO]	;	Set base address of erase block	
	DISI	#5	;	Block all interrupts with priority <7	
			;	for next 5 instructions	
	MOV	#0x55, W0			
	MOV	W0, NVMKEY	;	Write the 55 key	
	MOV	#OxAA, W1	;		
	MOV	W1, NVMKEY	;	Write the AA key	
	BSET	NVMCON, #WR	;	Start the erase sequence	
	NOP		;	Insert two NOPs after the erase	
	NOP		;	command is asserted	

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

; Set up NVMCON for row programming oper	ations
MOV #0x4001, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Set up a pointer to the first program	memory location to be written
; program memory selected, and writes er	abled
MOV #0x0000, W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #0x6000, W0	; An example program memory address
; Perform the TBLWT instructions to writ	te the latches
; Oth_program_word	
MOV #LOW_WORD_0, W2	;
MOV #HIGH_BYTE_0, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 1st_program_word	
MOV #LOW_WORD_1, W2	;
MOV #HIGH_BYTE_1, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 2nd_program_word	
MOV #LOW_WORD_2, W2	;
MOV #HIGH_BYTE_2, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
•	
•	
; 63rd_program_word MOV #LOW WORD 31, W2	_
,	;
MOV #HIGH_BYTE_31, W3 TBLWTL W2, [W0]	, Write DM low word into program latch
	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5 ;	Block all interrupts with priority <7
	;	for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY ;	Write the 55 key
MOV	#0xAA, W1 ;	
MOV	W1, NVMKEY ;	Write the AA key
BSET	NVMCON, #WR ;	Start the erase sequence
NOP	;	Insert two NOPs after the
NOP	;	erase command is asserted

6.0 RESETS

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the PIC24H Family Reference Manual, "Section 8. Reset" (DS70229), which is available from the Microchip web site (www.microchip.com).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- · WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state, and some are unaffected.


Note:	Refer to the specific peripheral section or					
	Section 3.0 "CPU" of this manual for					
	register Reset states.					

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

All bits that are set, with the exception of the POR bit (RCON<0>), are cleared during a POR event. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

The status bits in the RCON register Note: should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



PIC24HJ12GP201/202

REGISTER 6-1:

RCON: RESET CONTROL REGISTER⁽¹⁾ R/W-0 U-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 IOPUWR TRAPR CM VREGS bit 15 bit 8 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-1 R/W-1 SWDTEN⁽²⁾ EXTR SWR WDTO SLEEP IDLE BOR POR bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared x = Bit is unknown '1' = Bit is set bit 15 TRAPR: Trap Reset Flag bit 1 = A Trap Conflict Reset has occurred 0 = A Trap Conflict Reset has not occurred bit 14 IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit 1 = An illegal opcode detection, an illegal address mode or uninitialized W register used as an Address Pointer caused a Reset 0 = An illegal opcode or uninitialized W Reset has not occurred bit 13-10 Unimplemented: Read as '0' bit 9 CM: Configuration Mismatch Flag bit 1 = A configuration mismatch Reset has occurred. 0 = A configuration mismatch Reset has NOT occurred. VREGS: Voltage Regulator Standby During Sleep bit bit 8 1 = Voltage regulator is active during Sleep 0 = Voltage regulator goes into Standby mode during Sleep bit 7 EXTR: External Reset (MCLR) Pin bit 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred bit 6 SWR: Software Reset (Instruction) Flag bit 1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed bit 5 SWDTEN: Software Enable/Disable of WDT bit⁽²⁾ 1 = WDT is enabled 0 = WDT is disabled bit 4 WDTO: Watchdog Timer Time-out Flag bit 1 = WDT time-out has occurred 0 = WDT time-out has not occurred bit 3 SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode bit 2 IDLE: Wake-up from Idle Flag bit 1 = Device was in Idle mode 0 = Device was not in Idle mode Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not

cause a device Reset.

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1 BOR: Brown-out Reset Flag bit
 - 1 = A Brown-out Reset has occurred
 0 = A Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit
 - 1 = A Power-up Reset has occurred
 - 0 = A Power-up Reset has not occurred
 - **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - **2:** If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

6.1 System Reset

The PIC24HJ12GP201/202 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a BOR. On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

A warm Reset is the result of all other Reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection (COSC<2:0>) bits in the Oscillator Control (OSCCON<14:12>) register.

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is detailed below and is shown in Figure 6-2.

- 1. **POR Reset:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.
- 2. **BOR Reset:** The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures that the voltage regulator output becomes stable.

- 3. **PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which enables the selected oscillator to start generating clock cycles.
- Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 8.0 "Oscillator Configuration" for more information.
- 5. When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
- 6. The Fail-safe clock monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay	
FRC, FRCDIV16, FRCDIVN	Toscd	_	_	Toscd	
FRCPLL	Toscd	—	TLOCK	TOSCD + TLOCK	
XT	Toscd	Tost	—	Toscd + Tost	
HS	Toscd	Tost	—	Toscd + Tost	
EC	—	—	—	—	
XTPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK	
HSPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK	
ECPLL	—	—	TLOCK	TLOCK	
SOSC	Toscd	Tost	—	TOSCD + TOST	
LPRC	Toscd	_	_	Toscd	


TABLE 6-1: OSCILLATOR DELAY

Note 1: ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.

PIC24HJ12GP201/202



instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
The Fail-safe clock monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

Symbol	Parameter	Value		
VPOR	POR threshold	1.8V nominal		
TPOR	POR extension time	30 μs maximum		
VBOR	BOR threshold	2.5V nominal		
TBOR	BOR extension time	100 μs maximum		
TPWRT	Programmable power-up time delay	0-128 ms nominal		
TFSCM	Fail-safe Clock Monitor Delay	900 μs maximum		

TABLE 6-2: OSCILLATOR DELAY

Note:	When the device exits the Reset condi- tion (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time <u>power is</u> first applied, and the time <u>SYSRST</u> becomes inactive, is long enough to get all operating parameters within specification.
	speemeduon.

© 2009 Microchip Technology Inc.

6.2 POR

A POR circuit ensures the device is reset from poweron. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to **Section 22.0 "Electrical Characteristics"** for details.

The POR status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

6.3 BOR and PWRT


The on-chip regulator has a BOR circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The BOR status (BOR) bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to **Section 19.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The Reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point.



6.4 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 22.0 "Electrical Characteristics"** for minimum pulse width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.4.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate Reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.4.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external Reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external Reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.5 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not reinitialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the Reset vector fetch will commence.

The Software Reset (Instruction) Flag (SWR) bit in the Reset Control (RCON<6>) register is set to indicate the software Reset.

6.6 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog Time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag (WDTO) bit in the Reset Control (RCON<4>) register is set to indicate the Watchdog Reset. Refer to **Section 19.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

6.7 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag (TRAPR) bit in the Reset Control (RCON<15>) register is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

6.8 Configuration Mismatch Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag (CM) bit in the Reset Control (RCON<9>) register is set to indicate the configuration mismatch Reset. Refer to **Section 10.0 "I/O Ports"** for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated Reset flag is not available on all devices.

6.9 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- · Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The Illegal Opcode or Uninitialized W Access Reset Flag (IOPUWR) bit in the Reset Control (RCON<14>) register is set to indicate the illegal condition device Reset.

6.9.0.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

6.9.0.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all Resets and is considered uninitialized until written to.

6.9.0.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 19.6 "Code Protection and CodeGuard™ Security" for more information on Security Reset.

6.10 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the Reset.

Note:	The status bits in the RCON register		
	should be cleared after they are read so		
	that the next RCON register value after a		
	device Reset will be meaningful.		

Table 6-3 provides a summary of Reset Flag Bit operation.

TABLE 6-3:RESET FLAG BIT OPERATION

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR, BOR
CM (RCON<9>) Configuration Mismatch		POR, BOR
EXTR (RCON<7>)	XTR (RCON<7>) MCLR Reset	
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>) WDT Time-out		PWRSAV instruction, CLRWDT instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	POR, BOR	
POR (RCON<0>)	POR	

Note: All Reset flag bits can be set or cleared by user software.

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 29. "Interrupts (Part II)" (DS70233), which is available from the Microchip web site (www.microchip.com).

The PIC24HJ12GP201/202 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJ12GP201/202 CPU. It has the following features:

- Up to eight processor exceptions and software traps
- · Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of 8 nonmaskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24HJ12GP201/202 devices implement up to 21 unique interrupts and 4 nonmaskable traps. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a way to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications to facilitate evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJ12GP201/202 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. The user application can use a GOTO instruction at the Reset address that redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

PIC24HJ12GP201/202

FIGURE 7-1:	PIC24HJ12GP201/202 INTERRUPT VECTOR TABLE

Reset – GOTO Address Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~	0x000002 0x000004 0x000014	
Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~		
Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~	0x000014	
Stack Error Trap Vector Math Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~	0x000014	
Math Error Trap Vector Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~	0x000014	
Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~	0x000014	
Reserved Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~	0x000014	
Reserved Interrupt Vector 0 Interrupt Vector 1 ~ ~ ~	0x000014	
Interrupt Vector 0 Interrupt Vector 1 ~ ~ ~	0x000014	
Interrupt Vector 1 ~ ~ ~	0x000014	
~	-	
~	-	
~		
	1	
Interrupt Vector 52	0x00007C	$\ln t_{2} = 1$
	0x00007E	Interrupt Vector Table (IVT) ⁽¹⁾
	0x000080	
~		
~		
~		
Interrupt Vector 116	0x0000FC	
	-	
Address Error Trap Vector	_	
	-	
	_	
	_	
	-	
	-	
	0x000114	
·		
	_	
~	-	
~	1	Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
Interrupt Vector 52	0x00017C	
~	0,000100	
~	_	
~	-	
Interrupt Vector 116	-	
	0x0001FF	
		1
	Interrupt Vector 53 Interrupt Vector 54 ~ Interrupt Vector 116 Interrupt Vector 117 Reserved Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector Math Error Trap Vector Reserved Reserved Reserved Interrupt Vector 0 Interrupt Vector 0 Interrupt Vector 1 ~ Interrupt Vector 52 Interrupt Vector 53 Interrupt Vector 54 ~ Interrupt Vector 116 Interrupt Vector 117 Start of Code	Interrupt Vector 53 0x00007E Interrupt Vector 54 0x000080 ~ ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 ~ 1 0x0000FC 0x0000FE 0x0000FC 0x0000FE 0x0000FC 0x0000FE 0x0000FE 0x0000FE 0x0000FE 0x0000FE 0x0000100 Reserved 0x0000102 Reserved Reserved Reserved 0x000114 Interrupt Vector 1 0x0000114 1 ~ ~ 0x00017E 0x00017E 0x00017E 0x00017E 0x000180 ~ ~ ~ ~ 1 ~ ~ ~ 1 ~ ~ 0x00017E 0x000180 ~ ~ ~

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source	
8	0	0x000014	0x000114	INT0 – External Interrupt 0	
9	1	0x000016	0x000116	IC1 – Input Compare 1	
10	2	0x000018	0x000118	OC1 – Output Compare 1	
11	3	0x00001A	0x00011A	T1 – Timer1	
12	4	0x00001C	0x00011C	Reserved	
13	5	0x00001E	0x00011E	IC2 – Input Capture 2	
14	6	0x000020	0x000120	OC2 – Output Compare 2	
15	7	0x000022	0x000122	T2 – Timer2	
16	8	0x000024	0x000124	T3 – Timer3	
17	9	0x000026	0x000126	SPI1E – SPI1 Error	
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done	
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver	
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter	
21	13	0x00002E	0x00012E	ADC1 – ADC1	
22	14	0x000030	0x000130	Reserved	
23	15	0x000032	0x000132	Reserved	
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events	
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events	
26	18	0x000038	0x000138	Reserved	
27	19	0x00003A	0x00013A	Change Notification Interrupt	
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1	
29	21	0x00003E	0x00013E	Reserved	
30	22	0x000040	0x000140	IC7 – Input Capture 7	
31	23	0x000042	0x000142	IC8 – Input Capture 8	
32	24	0x000044	0x000144	Reserved	
33	25	0x000046	0x000146	Reserved	
34	26	0x000048	0x000148	Reserved	
35	27	0x00004A	0x00014A	Reserved	
36	28	0x00004C	0x00014C	Reserved	
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2	
38	30	0x000050	0x000150	Reserved	
39	31	0x000052	0x000152	Reserved	
40	32	0x000054	0x000154	Reserved	
41	33	0x000056	0x000156	Reserved	
42	34	0x000058	0x000158	Reserved	
43	35	0x00005A	0x00015A	Reserved	
44	36	0x00005C	0x00015C	Reserved	
45	37	0x00005E	0x00015E	Reserved	
46	38	0x000060	0x000160	Reserved	
40	39	0x000062	0x000162	Reserved	
48	40	0x000062	0x000162	Reserved	
48	40	0x000066	0x000166	Reserved	
49 50	41	0x000068	0x000168	Reserved	
50 51	42				
52		0x00006A 0x00006C	0x00016A 0x00016C	Reserved	
52	44	0x00006C	0x00016C	Reserved	

TABLE 7-1: INTERRUPT VECTORS

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
54	46	0x000070	0x000170	Reserved
55	47	0x000072	0x000172	Reserved
56	48	0x000074	0x000174	Reserved
57	49	0x000076	0x000176	Reserved
58	50	0x000078	0x000178	Reserved
59	51	0x00007A	0x00017A	Reserved
60	52	0x00007C	0x00017C	Reserved
61	53	0x00007E	0x00017E	Reserved
62	54	0x000080	0x000180	Reserved
63	55	0x000082	0x000182	Reserved
64	56	0x000084	0x000184	Reserved
65	57	0x000086	0x000186	Reserved
66	58	0x000088	0x000188	Reserved
67	59	0x00008A	0x00018A	Reserved
68	60	0x00008C	0x00018C	Reserved
69	61	0x00008E	0x00018E	Reserved
70	62	0x000090	0x000190	Reserved
71	63	0x000092	0x000192	Reserved
72	64	0x000094	0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error
74	66	0x000098	0x000198	Reserved
75	67	0x00009A	0x00019A	Reserved
76	68	0x00009C	0x00019C	Reserved
77	69	0x00009E	0x00019E	Reserved
78	70	0x0000A0	0x0001A0	Reserved
79	71	0x0000A2	0x0001A2	Reserved
80-125	72-117	0x0000A4- 0x0000FE	0x0001A4- 0x0001FE	Reserved

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

TABLE 7-2: TRAP VECTORS

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x00008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	Reserved
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved

7.3 Interrupt Control and Status Registers

PIC24HJ12GP201/202 devices implement a total of 17 registers for the interrupt controller:

- Interrupt Control Register 1 (INTCON1)
- Interrupt Control Register 2 (INTCON2)
- Interrupt Flag Status Registers (IFSx)
- Interrupt Enable Control Registers (IECx)
- Interrupt Priority Control Registers (IPCx)
- Interrupt Control and Status Register (INTTREG)

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx, and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first positions of IPC0 (IPC0<2:0>).

7.3.6 STATUS REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality:

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit, so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-19 in the following pages.

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_				—	—	—	DC
bit 15							bit 8

R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ⁽²⁾	IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	Ν	OV	Z	С
bit 7							bit 0

Legend:			
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'	
S = Set only bit	W = Writable bit	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits⁽¹⁾ 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13)

- 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1: "SR: CPU Status Register".

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

	REGISTER 7-2:	CORCON: CORE CONTROL REGISTER ⁽¹⁾
--	---------------	--

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_		—		—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽²⁾	PSV	—	—
bit 7					bit 0		
Legend:		C = Clear only	/ bit				
R = Readable I	bit	W = Writable I	oit	-n = Value at POR '1' = Bit is set			
0' = Bit is clear	ed	'x = Bit is unkr	nown	U = Unimplemented bit, read as '0'			

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3⁽²⁾

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2: "CORCON: Core Control Register".

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS	_	_	_	_	_	_	_
bit 15				·			bit
U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	DIVOERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn
bit 14-7 bit 6	Unimplement DIV0ERR: Ari 1 = Math error	thmetic Error		e by zero			
			sed by a divide caused by a di				
bit 5	Unimplement	•	-				
bit 4	MATHERR: Arithmetic Error Status bit 1 = Math error trap has occurred 0 = Math error trap has not occurred						
bit 3	ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred						
	0 = Address e	error trap has r	ot occurred				
bit 2	STKERR: Sta 1 = Stack erro	ck Error Trap	Status bit urred				
bit 2 bit 1	STKERR: Sta 1 = Stack erro 0 = Stack erro OSCFAIL: Os 1 = Oscillator	ck Error Trap or trap has occ or trap has not cillator Failure failure trap ha	Status bit urred occurred Trap Status bi	t			

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	—	—	—		—	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
—		—	—	—	INT2EP	INT0EP				
bit 7							bit 0			
Legend: R = Readab			L.:4		nented bit rea					
		W = Writable		•	emented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
L:1 1 F		la Altarrata la	to muse \/o ato;	Tabla bit						
bit 15		ole Alternate In nate vector tab	•	Table bit						
		lard (default) v	-							
bit 14	DISI: DISI Instruction Status bit									
	1 = DISI inst	ruction is active	е							
	0 = DISI inst	ruction is not a	ctive							
bit 13-3	Unimplemen	ted: Read as '	0'							
bit 2	INT2EP: Exte	rnal Interrupt 2	2 Edge Detect	Polarity Select	t bit					
	1 = Interrupt on negative edge									
		on positive edg								
bit 1		•	•	Polarity Select	t bit					
		on negative edg	0							
	-			Delerity Colori	h hit					
hit O		rnal Interrunt (
bit 0		rnal Interrupt C	•	Polarity Select	DIL					

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_		AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF	OC2IF	IC2IF		T1IF	OC1IF	IC1IF	INTOIF			
bit 7	0021	10211			0011	10111	bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkn	iown			
			•							
bit 15-14	Unimplemer	nted: Read as	ʻ0 '							
bit 13	AD1IF: ADC	1 Conversion (Complete Interi	upt Flag Statu	s bit					
		request has or request has no								
bit 12	•	RT1 Transmitte		n Status bit						
		request has or		,,						
		request has no								
bit 11		RT1 Receiver		Status bit						
		request has or								
bit 10		request has no								
		Event Interrup request has or	•	אנ						
		request has no								
bit 9	SPI1EIF: SP	I1 Fault Interru	pt Flag Status	bit						
		request has oc								
	•	request has no								
bit 8	T3IF: Timer3 Interrupt Flag Status bit									
		request has or request has no								
bit 7		Interrupt Flag								
		request has or								
	0 = Interrupt	request has no	ot occurred							
bit 6	-	-		upt Flag Status	s bit					
		request has or								
bit 5	-	request has no Capture Chanr		-lag Status hit						
	-	request has or	-	lag Status bit						
		request has no								
bit 4	Unimplemer	nted: Read as	"O'							
bit 3	T1IF: Timer1	Interrupt Flag	Status bit							
		request has or request has no								
bit 2	•	•		upt Flag Status	s bit					
	-	request has oc		-						

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
—	—	INT2IF	—	—	—	—	—			
bit 15							bit 8			
R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
IC8IF	IC7IF	_	INT1IF	CNIF		MI2C1IF	SI2C1IF			
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ıd as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-14	-	nted: Read as '								
bit 13		rnal Interrupt 2	-	it						
		request has oc request has no								
bit 12-8	-	0 = Interrupt request has not occurred Unimplemented: Read as '0'								
bit 7	-	Capture Chann		Flag Status bit						
	1 = Interrupt	request has oc	curred	C C						
	•	request has no								
bit 6	•	Capture Chann	•	Flag Status bit						
		request has oc request has no								
bit 5	•	nted: Read as '								
bit 4	-	rnal Interrupt 1		it						
		request has oc	•							
	0 = Interrupt	request has no	t occurred							
bit 3	•	Change Notifica		Flag Status bit						
		request has oc request has no								
bit 2	-	nted: Read as '								
bit 1	-	1 Master Even		ag Status bit						
		request has oc	-							
		request has no								
bit 0	SI2C1IF: I2C	1 Slave Events	Interrupt Flag	g Status bit						
		request has oc								
	0 = Interrupt	request has no	t occurred							

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 7-7: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	_	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	_	U1EIF	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at F	-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown					iown	
bit 15-2	Unimplemen	ted: Read as '	0'				
bit 1	U1EIF: UART	1 Error Interru	pt Flag Status	bit			
		equest has occ equest has not					
		equest has not					

bit 0 Unimplemented: Read as '0'

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15						· ·	bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-14	Unimplemen	ted: Read as	'O'				
bit 13	AD1IE: ADC	1 Conversion (Complete Inter	rupt Enable bit			
	1 = Interrupt i	request enable request not en	ed				
bit 12	U1TXIE: UAF	RT1 Transmitte	er Interrupt Ena	able bit			
		request enable request not en					
bit 11	U1RXIE: UAF	RT1 Receiver	Interrupt Enabl	e bit			
		request enable request not en					
bit 10	SPI1IE: SPI1	Event Interru	ot Enable bit				
	•	request enable					
	-	request not en					
bit 9		1 Error Interru	•				
		request enable request not en					
bit 8		Interrupt Enal					
	1 = Interrupt i	request enable request not en	ed				
bit 7		Interrupt Enal					
		request enable request not en					
bit 6		•	hannel 2 Interr	upt Enable bit			
	1 = Interrupt i	request enable request not en	ed	•			
bit 5			nel 2 Interrupt I	Enable bit			
		request enable request not en					
bit 4	Unimplemen	ted: Read as	'0'				
bit 3	T1IE: Timer1	Interrupt Enal	ole bit				
		request enable request not en					
bit 2	OC1IE: Output	ut Compare C	hannel 1 Interr	upt Enable bit			
		request enable request not en					

REGISTER 7-8: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 7-8: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

REGISTER							
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	—	INT2IE			—	_	—
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IE	IC7IE	—	INT1IE	CNIE		MI2C1IE	SI2C1IE
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '()'				
bit 13		nal Interrupt 2					
		request enabled					
bit 12-8	•	request not ena ted: Read as '0					
bit 7	•	Capture Channe		Enable bit			
	-	equest enabled	-				
		equest not ena					
bit 6	IC7IE: Input C	Capture Channe	el 7 Interrupt I	Enable bit			
		equest enabled					
	•	equest not ena					
bit 5	•	ted: Read as '					
bit 4		nal Interrupt 1					
		request enabled					
bit 3	•	hange Notifica		Enable bit			
		equest enabled					
	•	equest not ena					
bit 2	-	ted: Read as '					
bit 1		1 Master Even		nable bit			
		equest enableor equest not ena					
bit 0	-	1 Slave Events		hle hit			
		request enabled					
	0 = Interrupt r						

REGISTER 7-9: IEC1: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 7-10: IEC4: INTERRUPT ENABLE CONTROL REGISTER 0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_	_	_		_	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	—	—		U1EIE	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-2	Unimplemen	ted: Read as '	0'				
bit 1	U1EIE: UART	1 Error Interru	pt Enable bit				
	•	equest enable					
	0 = Interrupt r	equest not ena	abled				

bit 0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T1IP<2:0>		_		OC1IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	10/00-1	IC1IP<2:0>	11/00-0		10/00-1	INT0IP<2:0>	10/00-0				
bit 7					1		bit				
Legend:											
R = Readab	le bit	W = Writable I	oit	U = Unimplei	mented bit, rea	ead as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown					
bit 15	Unimpleme	nted: Read as 'o)'								
bit 14-12	T1IP<2:0>: Timer1 Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
		001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 11		nted: Read as '(
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrupt is priority 1										
		upt source is disa									
bit 7	-	nted: Read as '0			•1.						
bit 6-4		: Input Capture C upt is priority 7 (I			lts						
	•		lightest phon	ty interrupt)							
	•	•									
	• 001 = Interr	upt is priority 1									
		upt source is disa	abled								
bit 3	Unimpleme	nted: Read as '0)'								
bit 2-0		External Interr									
	111 = Interr	upt is priority 7 (I	nighest priori	ty interrupt)							
	•										
	•										
		upt is priority 1 upt source is disa	abled								
	uuu – men	upt source is disa	uJiu								

REGISTER 7-11: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

REGISTER 7-12: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
—		T2IP<2:0>		—		OC2IP<2:0>		
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
	1000-1	IC2IP<2:0>	11/00-0					
bit 7		10211 12.0					bit (
Legend:								
R = Readab		W = Writable I	oit	-	mented bit, read			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN	
bit 15	Unimpleme	nted: Read as ') '					
bit 14-12	-	Timer2 Interrupt						
		upt is priority 7 (I	•	tv interrupt)				
	•	apt ie pileitij i (i	g. eet p. er	.,				
	•							
	•							
		upt is priority 1 upt source is disa	abled					
bit 11	Unimpleme	nted: Read as 'o)'					
bit 10-8	OC2IP<2:0>	·: Output Compa	re Channel 2	2 Interrupt Prior	ity bits			
	111 = Interru	upt is priority 7 (ł	nighest priori	ty interrupt)				
	•							
	•							
	• 001 = Interri	upt is priority 1						
		upt source is disa	abled					
bit 7		nted: Read as '(
bit 6-4	-	Input Capture C		errupt Priority b	its			
		upt is priority 7 (I		• •				
	•		J	- J				
	•							
	•	unt in main with (1						
		upt is priority 1 upt source is disa	abled					
	000 = mont							
bit 3-0	Unimpleme	nted: Read as '(

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1RXIP<2:0>				SPI1IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		SPI1EIP<2:0>		—		T3IP<2:0>					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown				
bit 15	Unimpleme	ented: Read as '	0'								
bit 14-12		0>: UART1 Rece									
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•	•									
		001 = Interrupt is priority 1 000 = Interrupt source is disabled									
		-									
bit 11	-	ented: Read as '		. .							
bit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	• 001 = Interrupt is priority 1										
		upt is priority i rupt source is dis	abled								
bit 7		ented: Read as '									
bit 6-4	-	0>: SPI1 Error Ir		ity bits							
		rupt is priority 7 (-	-							
	•										
	•										
	001 = Interr	rupt is priority 1									
	000 = Interr	rupt source is dis	abled								
bit 3	Unimpleme	ented: Read as '	0'								
bit 2-0		Timer3 Interrupt	-								
	111 = Interr	rupt is priority 7 (highest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is dis									
	000 - Intorr	runt nouron in din	ablad								

REGISTER 7-13: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

REGISTER 7-14: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	—	_	—	—	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
—		AD1IP<2:0>		—		U1TXIP<2:0>		
bit 7							bit C	
Legend:								
R = Readab	R = Readable bit W = Writa			U = Unimple	mented bit, rea	ad as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
	• • 001 = Interr	upt is priority 7(upt is priority 1 upt source is dis		y interrupt)				
bit 3		nted: Read as '						
bit 2-0	111 = Interr • •	D>: UART1 Trans upt is priority 7 (upt is priority 1						
		upt source is dis	abled					

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
_		CNIP<2:0>		—	_	—	_		
bit 15							bit		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		MI2C1IP<2:0>	-	_		SI2C1IP<2:0>			
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 11-7	• • 001 = Inte 000 = Inte	errupt is priority 7 (errupt is priority 1 errupt source is dis	abled	,, ,					
bit 6-4	Unimplemented: Read as '0' MI2C1IP<2:0>: I2C1 Master Events Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								
	• •								
	000 = Inte	errupt is priority 1 errupt source is dis							
bit 3	Unimplem	nented: Read as '	0'						
bit 2-0	<pre>SI2C1IP<2:0>: I2C1 Slave Events Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) .</pre>								
		errupt is priority 1 errupt source is dis	abled						

REGISTER 7-15: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

REGISTER 7-16: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_		IC8IP<2:0>		—		IC7IP<2:0>		
bit 15							bit	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
			_	_		INT1IP<2:0>		
bit 7							bit	
Legend:								
R = Readab	le bit	W = Writable		-	mplemented bit, read as '0'			
-n = Value a	It POR	'1' = Bit is set	t	'0' = Bit is cle	ared	ed x = Bit is unknown		
=								
bit 15	-	nted: Read as '						
oit 14-12		Input Capture		• •	ts			
	111 = Interru	upt is priority 7 (highest priorit	y interrupt)				
	•							
	•							
	001 = Interru	upt is priority 1						
		upt source is dis	sabled					
bit 11	Unimpleme	nted: Read as '	0'					
bit 10-8	IC7IP<2:0>:	Input Capture	Channel 7 Inte	errupt Priority bi	its			
				• •				
	•		111 = Interrupt is priority 7 (highest priority interrupt)					
	•							
	• •	unt in priority 1						
		upt is priority 1	sabled					
hit 7-3	000 = Interru	upt source is dis						
	000 = Interru Unimpleme	upt source is dis nted: Read as '	0'	hite				
	000 = Interru Unimpleme INT1IP<2:0>	upt source is dis nted: Read as ' : External Inter	o' rupt 1 Priority					
	000 = Interru Unimpleme INT1IP<2:0>	upt source is dis nted: Read as '	o' rupt 1 Priority					
	000 = Interru Unimpleme INT1IP<2:0>	upt source is dis nted: Read as ' : External Inter	o' rupt 1 Priority					
	000 = Interru Unimplemen INT1IP<2:0> 111 = Interru • •	upt source is dis nted: Read as : External Inter upt is priority 7 (o' rupt 1 Priority					
bit 7-3 bit 2-0	000 = Interru Unimplemen INT1IP<2:0> 111 = Interru • • • 001 = Interru	upt source is dis nted: Read as ' : External Inter	0' rupt 1 Priority (highest priorit					

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—			—	_	_	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		INT2IP<2:0>			—	<u> </u>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7	-	ted: Read as '0					
bit 6-4	INT2IP<2:0>:	External Interr	upt 2 Priority	bits			
	111 = Interrup	ot is priority 7 (h	nighest priorit	y interrupt)			
	•						
	•						
	•						
	• 001 = Interrup						
		ot is priority 1 ot source is disa	abled				

REGISTER 7-17: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

REGISTER 7-18: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0								
0-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—		—		—	—	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
		U1EIP<2:0>				—	—	
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 15-7	Unimplemen	ited: Read as '0)'					
bit 6-4	U1EIP<2:0>:	UART1 Error Ir	nterrupt Prior	ity bits				
bit 6-4 U1EIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								
	111 = Interru	pt is priority 7 (r	nighest priorit	y interrupt)				
	111 = Interru •	pt is priority 7 (f	nighest priorit	y interrupt)				
		pt is priority 7 (f	nighest priorit	y interrupt)				
	• •		nighest priorit	y interrupt)				
	• • 001 = Interru	pt is priority 1		y interrupt)				
bit 3-0	• • 001 = Interru 000 = Interru		abled	y interrupt)				

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
—	—	—	—		ILR	<3:0>				
bit 15							bit 8			
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
—				VECNUM<6:0	>					
bit 7							bit 0			
Legend: R = Readabl	o hit	M = Mritable k	.:4							
		W = Writable b	אנ	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow						
bit 15-12	Unimplemen	ted: Read as '0	,							
bit 11-8	-	U Interrupt Prior								
		Interrupt Priority	•							
	•									
	•									
	• 0001 = CPU Interrupt Priority Level is 1									
		Interrupt Priority								
bit 7		ited: Read as '0								
bit 6-0	-	ector Number of		errupt bits						
		nterrupt Vector p	•							
	•		5							
	•									
	•									
		nterrupt Vector p								
	1 = 0000000	nterrupt Vector p	bending is nu	mper 8						

REGISTER 7-19: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits into the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or Assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

PIC24HJ12GP201/202

NOTES:

8.0 OSCILLATOR CONFIGURATION


This data sheet summarizes the features Note: of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 7. "Oscillator" (DS70227), which is available from the Microchip web site (www.microchip.com).

The PIC24HJ12GP201/202 oscillator system provides:

 External and internal oscillator options as clock sources

- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 8-1.



8.1 CPU Clocking System

The PIC24HJ12GP201/202 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

8.1.1 SYSTEM CLOCK SOURCES

8.1.1.1 Fast RC

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

8.1.1.2 Primary

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

8.1.1.3 Secondary

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

8.1.1.4 Low-Power RC

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

8.1.1.5 FRC

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase-Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 8.1.3 "PLL Configuration**".

The FRC frequency depends on the FRC accuracy (see Table 22-18) and the value of the FRC Oscillator Tuning register (see Register 8-4).

8.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 19.1 "Configuration Bits"** for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJ12GP201/202 architecture.

Instruction execution speed or device operating frequency, FCY, is given by Equation 8-1.

EQUATION 8-1: DEVICE OPERATING FREQUENCY

 $FCY = \frac{FOSC}{2}$

8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M,' by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by Equation 8-2.

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \cdot 32}{2 \cdot 2} \right)$

EXAMPLE

XT WITH PLL MODE

= 40 MIPS

EQUATION 8-3:

EQUATION 8-2: Fosc CALCULATION

$$FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$$

For example, suppose a 10 MHz crystal is being used, with "XT with PLL" being the selected oscillator mode.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 8-2: PIC24HJ12GP201/202 PLL BLOCK DIAGRAM




TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
		COSC<2:0>		_		NOSC<2:0>(2)	
bit 15							bit 8
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
CLKLOCK	IOLOCK	LOCK	_	CF		LPOSCEN	OSWEN
bit 7							bit C
_egend:		y = Value set	from Configu	ration bits on P	OR		
R = Readable b	it	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P0	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
		tad. Daad aa (<u>.</u>				
	-	ted: Read as ' Current Oscilla					
	001 = Fast R 010 = Primar 011 = Primar 100 = Secon 101 = Low-P 110 = Fast R	C oscillator (FF C oscillator (FF ry oscillator (XT ry oscillator (XT dary oscillator (ower RC oscilla C oscillator (FF C oscillator (FF	RC) with PLL , HS, EC) , HS, EC) with (SOSC) ator (LPRC) RC) with Divid	le-by-16			
bit 11	Unimplemer	nted: Read as '	0'				
	000 = Fast R 001 = Fast R 010 = Primar 011 = Primar 100 = Secon 101 = Low-P 110 = Fast R	New Oscillator Coscillator (FF Coscillator (FF cy oscillator (XT cy oscillator (XT dary oscillator (Cower RC oscillator Coscillator (FF Coscillator (FF	RC) RC) with PLL , HS, EC) , HS, EC) with (SOSC) ator (LPRC) RC) with Divice	h PLL le-by-16			
	If clock switch 1 = Clock sw	Clock Lock Ena hing is enabled vitching is disab vitching is enab	and FSCM is led, system o	lock source is	locked	<u>0b01)</u> by clock switching	3
	1 = Peripher		locked, write			ter is not allowed gister is allowed	
	1 = Indicates	Lock Status bit (s that PLL is in s that PLL is ou	lock, or PLL s			L is disabled	
bit 4	Unimplemer	nted: Read as '	0'				
	1 = FSCM h	all Detect bit (rea as detected clo as not detected	ck failure	oplication)			
		gister require al Reference Man				Oscillator " (DS7) for details.	70227) in the
2: Dire	ct clock switc	hes between ar	nv primarv os	cillator mode wi	th PLL and FR	CPLL mode are r	not permitted

2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 2 Unimplemented: Read as '0'

bit 0

- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator
 - **OSWEN:** Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
 - **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 7. "Oscillator"** (DS70227) in the *"PIC24H Family Reference Manual"* (available from the Microchip web site) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

REGISTER 8-2: CLKDIV: CLOCK DIVISOR REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>				
bit 15							bit 8			
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PLLP	OST<1:0>	—			PLLPRE<4:0>	•				
bit 7							bit 0			
Legend:		-	-	ration bits on PC						
R = Readabl	e bit	W = Writable	bit	U = Unimplem		l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own			
L:1 4 F										
bit 15		on Interrupt bi		d the processor	olook/poripho	ral ala ak ratia ia	act to 1:1			
		s will clear the i s have no effec		nd the processor EN bit	clock/peripher	ral clock ratio is	set to 1.1			
bit 14-12	•	Processor Clo								
51(1112	000 = Fcy/1									
	001 = FCY/2									
	010 = Fcy/4									
	011 = FCY/8 (· · · ·								
	100 = Fcy/16 101 = Fcy/32									
	110 = FCY/64									
	111 = Fcy/12	8								
bit 11	DOZEN: DOZE Mode Enable bit ⁽¹⁾									
				etween the perip	oheral clocks a	ind the process	or clocks			
h:+ 40.0		or clock/periphe								
bit 10-8				r Postscaler bits						
		000 = FRC divide by 1 (default) 001 = FRC divide by 2								
	010 = FRC di	•								
		011 = FRC divide by 8								
	100 = FRC di	•								
	101 = FRC di 110 = FRC di									
	111 = FRC di									
bit 7-6		-	Output Divide	er Select bits (als	o denoted as '	N2', PLL posts	caler)			
	00 = Output/2		•	× ×		<i>,</i> ,	,			
	01 = Output/4									
	10 = Reserve									
	11 = Output/8		- 1							
bit 5		ted: Read as '					-1			
bit 4-0			Detector Inpu	t Divider bits (als	so denoted as	'N1', PLL preso	aler)			
	00000 = Inpu 00001 = Inpu									
	•									
	•									
	•									
	11111 = Inpu	t/33								
	mpu									

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

REGISTER 8-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾
	—	_					PLLDIV<8>
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
			PLLD	V<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-9 bit 8-0	PLLDIV<8:0 000000000 000000001 000000010 • •	= 3		(also denoted	as 'M', PLL mu	ltiplier)	
	• • 1111111111	= 513					

PIC24HJ12GP201/202

REGISTER 8-4:

	• ••••									
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—		—		—				
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—			TUN	<5:0> ⁽¹⁾					
pit 7							bit 0			
_egend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
oit 15-6	Unimplemen	ted: Read as ')'							
it 5-0	TUN<5:0>: FRC Oscillator Tuning bits ⁽¹⁾									
	011111 = Center frequency + 11.625% (8.23 MHz)									
	011110 = Center frequency + 11.25% (8.20 MHz)									
	•									
	•									
	000001 = Center frequency + 0.375% (7.40 MHz)									
	000000 = Center frequency (7.37 MHz nominal)									
	111111 = Center frequency -0.375% (7.345 MHz)									
	•									
	•									
	- 100001 = Ce	nter frequency	-11 625% (6	52 MHz)						
		nter frequency								
		, ,	`	,						

OSCTUN: FRC OSCILLATOR TUNING REGISTER

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

8.2 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, PIC24HJ12GP201/202 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

8.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 19.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

When the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - Refer to 7. "Oscillator" (DS70227) in the "PIC24H Family Reference Manual" for details.

^{© 2009} Microchip Technology Inc.

8.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

9.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Manual", Reference Section 9. "Watchdog Timer and Power-Saving Modes" (DS70236), which is available from the Microchip web site (www.microchip.com).

The PIC24HJ12GP201/202 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJ12GP201/202 devices can manage power consumption in four different ways:

- · Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24HJ12GP201/202 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 8.0** "**Oscillator Configuration**".

9.2 Instruction-Based Power-Saving Modes

PIC24HJ12GP201/202 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The Assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

9.2.1 SLEEP MODE

The following events occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled
- The LPRC clock continues to run if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled

The device will wake-up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

9.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions
- · The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this may not be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the UART module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the UART module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific PIC24H variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
_	_	T3MD	T2MD	T1MD	_	—	_			
bit 15							bit			
R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0			
I2C1MD	—	U1MD	—	SPI1MD	—	—	AD1MD			
bit 7							bit			
Lonondi										
Legend: R = Readab	la hit	W = Writable	hit		montod hit ro	ad aa '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle	mented bit, re	au as 0 x = Bit is unk	nown			
	IFUR	I – DILIS SEL			aleu	x – Dit is ulik	nown			
bit 15-14	Unimpleme	ented: Read as '	0'							
bit 13	-	er3 Module Disat								
	1 = Timer3	1 = Timer3 module is disabled								
	0 = Timer3	module is enable	ed							
bit 12	T2MD: Time	ner2 Module Disable bit								
	1 = Timer2 module is disabled									
		2 module is enabled								
bit 11		ner1 Module Disable bit								
	 1 = Timer1 module is disabled 0 = Timer1 module is enabled 									
bit 10-8	Unimpleme	ented: Read as '	0'							
bit 7	-	I2C1MD: I ² C1 Module Disable bit								
	1 = I^2C1 module is disabled									
	0 = I ² C1 mo	= I ² C1 module is enabled								
bit 6	Unimpleme	ented: Read as '	0'							
bit 5		RT1 Module Disa								
		module is disable								
hit 4		module is enable								
bit 4	•	ented: Read as '								
bit 3		SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled								
		odule is enabled								
bit 2-1	Unimpleme	ented: Read as '	0'							
	AD1MD: AD	DC1 Module Disa	ble bit ⁽¹⁾							
bit 0										
bit 0	1 = ADC1 n	nodule is disable	d							

PIC24HJ12GP201/202

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
IC8MD	IC7MD	_	_	_	_	IC2MD	IC1MD				
oit 15				1			bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
—	—		—	—	_	OC2MD	OC1MD				
bit 7							bit (
Legend:											
R = Readab	ole bit	W = Writable b	bit	U = Unimplem	nented bit, rea	id as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15		IC8MD: Input Capture 8 Module Disable bit									
	1 = Input Capture 8 module is disabled										
L:1 1 1	0 = Input Capture 8 module is enabled										
bit 14	IC7MD: Input Capture 2 Module Disable bit 1 = Input Capture 7 module is disabled										
		ture 7 module i									
bit 13-10	Unimplement	ted: Read as 'o	,								
bit 9	IC2MD: Input	2MD: Input Capture 2 Module Disable bit									
	1 = Input Capture 2 module is disabled										
	0 = Input Capture 2 module is enabled										
bit 8		Capture 1 Mod		t							
	 1 = Input Capture 1 module is disabled 0 = Input Capture 1 module is enabled 										
bit 7-2		ted: Read as '0									
bit 1	•			le hit							
	OC2MD : Output Compare 2 Module Disable bit 1 = Output Compare 2 module is disabled										
	0 = Output Co	mpare 2 modu	le is enabled								
bit 0	OC1MD: Outp	out Compare 1	Module Disab	le bit							
		mpare 1 modu									
	0 = Output Co	mpare 1 modu	le is enabled								

10.0 I/O PORTS

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 30. *"I/O Ports with* **Peripheral Pin Select"** (DS70234), which is available from the Microchip web site (www.microchip.com).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is generally subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch, write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. This means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.

FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



© 2009 Microchip Technology Inc.

10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital-only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See **"Pin Diagrams"** for the available pins and their functionality.

10.2 Configuring Analog Port Pins

The AD1PCFG and TRIS registers control the operation of the Analog-to-Digital (A/D) port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP. An example is shown in Example 10-1.

10.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJ12GP201/202 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
btss	PORTB, #13	; Next Instruction

EXAMPLE 10-1: PORT WRITE/READ EXAMPLE

10.4 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low-pin count devices. In an application where more than one peripheral must be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, when it has been established.

10.4.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 16 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation 'RPn' in their full pin designation, where 'RP' designates a remappable peripheral and 'n' is the remappable pin number.

10.4.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

10.4.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-9). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 10-2 Illustrates remappable pin selection for U1RX input.

Note: For input mapping only, the Peripheral Pin Select (PPS) functionality does not have priority over the TRISx settings. Therefore, when configuring the RPx pin for input, the corresponding bit in the TRISx register must also be configured for input (i.e., set to '1').






TABLE 10-1:	SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) ⁽¹⁾
-------------	--

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<4:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt input buffers.


10.4.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 10-10 through Register 10-17). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 10-2 and Figure 10-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.

FIGURE 10-3:

MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPn



Function	RPnR<4:0>	Output Name
NULL	00000	RPn tied to default port pin
U1TX	00011	RPn tied to UART1 Transmit
U1RTS	00100	RPn tied to UART1 Ready To Send
SDO1	00111	RPn tied to SPI1 Data Output
SCK1OUT	01000	RPn tied to SPI1 Clock Output
SS1OUT	01001	RPn tied to SPI1 Slave Select Output
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2

TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

10.4.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24H devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

10.4.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note:	MPLAB [®] C30 provides built-in C language functions for unlocking the OSCCON register:
	builtin_write_OSCCONL(value) builtin_write_OSCCONH(value) See MPLAB IDE Help for more information.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

10.4.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset will be triggered.

10.4.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<IOL1WAY>) configuration bit blocks the IOLOCK bit from being cleared after it has been set when.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

10.5 Peripheral Pin Select Registers

The PIC24HJ12GP201/202 devices implement 17 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (9)
- Output Remappable Peripheral Registers (8)

Note: Input and Output Register values can only be changed if OSCCON<IOLOCK> = 0. See Section 10.4.3.1 "Control Register Lock" for a specific command sequence.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
					INT1R<4:0>			
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	ut U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown	
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8	INT1R<4:0>:	Assign Externa	al Interrupt 1	(INTR1) to the	corresponding F	RPn pin bits		
	11111 = Inpu	it tied to Vss						
	01111 = Inpu	it tied to RP15						
	•							
	•							
	•							
	00001 = Inpu	it tied to RP1						
	00000 = Inpu	it tied to RP0						
bit 7-0	Unimplemen	ted: Read as '	0'					

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_	_	_	—	—	—	—		
bit 15				•			bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	_	_		INT2R<4:0>					
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-5	Unimplemented: Read as '0'								
bit 4-0	INT2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin bits								
	11111 = Input tied to Vss								
01111 = Input tied to RP15									
	•								
	•								
	•								
	00001 = Inpu 00000 = Inpu								
	•								

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—	—	— T3CKR<4:0>						
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—	— T2CKR<4:0>							
bit 7							bit C		
Legend:									
R = Readab	le bit	W = Writable	le bit U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unknown			
bit 15-13	Unimpleme	nted: Read as	'0'						
bit 12-8	T3CKR<4:0>: Assign Timer3 External Clock (T3CK) to the Corresponding RPn pin bits								
		out tied to Vss							
	01111 = Inp	out tied to RP15							
	•								
	•								
	•	ut fied to DD1							
	00001 = Input tied to RP1 00000 = Input tied to RP0								
bit 7-5	Unimplemented: Read as '0'								
bit 4-0	-			ock (T2CK) to t	he Correspond	ling RPn pin bits	3		
51.4-0		out tied to Vss		(,,					
		out tied to RP15							
	•								
	•								
	•								
	•	out tied to RP1							
	00000 = Inp	out tied to RP0							

REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

REGISTER 10-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			— IC2R<4:0>					
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
			N/W-1	FV/ VV- I	IC1R<4:0>			
bit 7					1011(11.0)		bit (
Legend:								
R = Readab	le bit	W = Writable	e bit U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set	t	'0' = Bit is cleared		x = Bit is unknown		
bit 7-5	• • 00001 = Inpu 00000 = Inpu	it tied to RP15 It tied to RP1 It tied to RP0						
bit 4-0	•							
Dit 7-0	11111 = Inpu	It tied to Vss It tied to RP15						

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
		—	IC8R<4:0>						
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—		_			IC7R<4:0>				
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unknown			
bit 15-13	Unimplemer	ted: Read as	'0'						
bit 12-8	IC8R<4:0>: Assign Input Capture 8 (IC8) to the corresponding pin RPn pin bits								
	11111 = Input tied to Vss								
	01111 = Inp ı	ut tied to RP15							
	•								
	•								
	• 00001 = Input tied to RP1								
	00001 = Input tied to RP1								
bit 7-5	•	ited: Read as	'O'						
bit 4-0	IC7R<4:0>: Assign Input Capture 7 (IC7) to the corresponding pin RPn pin bits								
bit 4-0	11111 = Inp	•		,					
		ut tied to RP15							
	•								
	•								
	•								
	00001 = Inp u								
	00000 = Inp	ut tied to RP0							

REGISTER 10-5: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTERS 10

REGISTER 10-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	_	_	_	_	_	—		
bit 15	·						bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
				OCFAR<4:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-5	Unimplemen	ted: Read as '	0'						
bit 4-0	OCFAR<4:0>	. Assign Outpu	ut Capture A (OCFA) to the c	corresponding F	RPn pin bits			
	11111 = Inp u	ut tied to Vss							
		ut tied to RP15							
	•								
	•								
	•								
	00001 = Inp u	ut tied to RP1							

00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	—	—			U1CTSR<4:0)>				
bit 15							bit 8			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—	—	_			U1RXR<4:0	>				
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'				
n = Value at POR (1' = Bit is set			t	'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 15-13	Unimplemen	ted: Read as	'0'							
bit 12-8	U1CTSR<4:0	I>: Assign UA	RT1 Clear to S	end (U1CTS) f	to the correspo	onding RPn pin b	oits			
	11111 = Inp u									
	01111 = Inp ı	ut tied to RP15								
	•									
	•									
	•	it find to DD1								
		00001 = Input tied to RP1 00000 = Input tied to RP0								
bit 7-5	•	ited: Read as	ʻ0 '							
bit 4-0	•			1RX) to the co	rrespondina R	Pn pin bits				
	11111 = Inp	-		,						
		ut tied to RP15								
	•									
	•									
	•									
	00001 = Inp u									
	00000 = Inp	ut tied to RP0								

REGISTER 10-7: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

REGISTER 10-8: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
_	_	_			SCK1R<4:0	>					
bit 15							bit 8				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
					SDI1R<4:0	>					
bit 7							bit 0				
											
Legend:	1. 1.1		1.11								
R = Readab		W = Writable		U = Unimplen							
-n = Value a	It POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkı	nown				
	• • • • • • • • • • • • • • • • • • •										
bit 7-5	Unimplemen	ted: Read as	Unimplemented: Read as '0'								
bit 4-0	SDI1R<4:0>:										

REGISTER 10-9: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			SS1R<4:0>		
bit 7							bit 0
Legend:							
R = Readal	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
bit 15-5	Unimplemer	ted: Read as '	0'				
hit 1 0	004D 44.05				the Correspondence	المعامر مراح	ha

bit 4-0 SS1R<4:0>: Assign SPI1 Slave Select Input (SS1IN) to the Corresponding RPn pin bits 11111 = Input tied to Vss 01111 = Input tied to RP15

•

•

•

00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER 10-10: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTERS 0

-n = Value at POR '1' = Bit is set		t	'0' = Bit is cleared x = Bit is unknown				
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
Legend:							
							bit 0
bit 7							bit 0
_	_	_			RP0R<4:0>	•	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
—	—	_			RP1R<4:0>	•	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

- bit 12-8**RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 10-2 for
peripheral function numbers)bit 7-5**Unimplemented:** Read as '0'
- bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-11: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTERS 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-12: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTERS 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP5R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP4R<4:0>				
bit 7		-					bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	as '0'	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP5R<4:0>:** Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-13: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTERS 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP6R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-14: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTERS 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			1.0000	10000	RP9R<4:0>	-	1010
bit 15					11 31 4.0		bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP8R<4:0>	>	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unk			nown	

- bit 12-8**RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 10-2 for
peripheral function numbers)bit 7-5**Unimplemented:** Read as '0'
- bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-15: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTERS 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP10R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 10-2 for peripheral function numbers)

© 2009 Microchip Technology Inc.

REGISTER 10-16: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTERS 6

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP13R<4:0>	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP12R<4:0>				
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	it U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-13	Unimplemer	ited: Read as '0)'				
bit 12-8 RP13R<4:0>: Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 10-2 for peripheral function numbers)							

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-17: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTERS 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—			RP15R<4:0	>		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP14R<4:0>					
bit 7							bit (
Legend:								
R = Readabl	le bit	W = Writable	bit U = Unimplemented bit, read as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-13	Unimplemen	ted: Read as '	כ'					
bit 12-8		: Peripheral Ounction numbers)	•	n is Assigned to	RP15 Output	Pin bits (see Ta	ble 10-2 for	
bit 7-5	Unimplomor	tod. Pood as "	- '					

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 10-2 for peripheral function numbers)

11.0 TIMER1

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *PIC24H Family Reference Manual*, "Section 11. Timers" (DS70244), which is available from the Microchip web site (www.microchip.com).

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter. Timer1 can operate in three modes:

- 16-bit Timer
- 16-bit Synchronous Counter
- 16-bit Asynchronous Counter


Timer1 also supports these features:

- Timer gate operation
- Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit Period register match or falling edge of external gate signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1) in the T1CON register.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits in the T1CON register.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits in the T1CON register.
- 4. Set or clear the TSYNC bit in T1CON to select synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP<2:0>, to set the interrupt priority.



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	_	_	_	—	_			
bit 15	L			- 1		1 1	bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
	TGATE	TCKP	S<1:0>	—	TSYNC	TCS	—			
bit 7							bit			
<u> </u>										
Legend:	- h:t		L:4		mantad bit waad					
R = Readabl		W = Writable		-	mented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	TON: Timer1	On hit								
bit 10	1 = Starts 16									
	0 = Stops 16									
bit 14	Unimplemen	nted: Read as '	0'							
bit 13	-	in Idle Mode bi								
				device enters lo	lle mode					
		module operat								
bit 12-7	Unimplemented: Read as '0'									
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit									
	When T1CS = 1:									
	This bit is ignored.									
	When T1CS = 0: 1 = Gated time accumulation enabled									
		ne accumulatio								
bit 5-4				le Select bits						
	TCKPS<1:0> Timer1 Input Clock Prescale Select bits 11 = 1:256									
	10 = 1.64									
	01 = 1:8									
	00 = 1:1									
bit 3	•	nted: Read as '								
bit 2			ock Input Syr	chronization Se	elect bit					
	When TCS = $\frac{1}{1}$		ماد است. ا							
		nize external clo vnchronize exte		out						
	0 = Do not synchronize external clock input When TCS = 0:									
	This bit is ignored.									
bit 1	TCS: Timer1	Clock Source	Select bit							
	1 = External	clock from pin -	T1CK (on the	rising edge)						
	0 = Internal c	look (Ecv)								

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

12.0 TIMER2/3 FEATURE

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *PIC24H Family Reference Manual*, "Section 11. Timers" (DS70244), which is available from the Microchip web site (www.microchip.com).

The Timer2/3 feature has 32-bit timers that can also be configured as two independent 16-bit timers with selectable operating modes.

As a 32-bit timer, the Timer2/3 feature permits operation in three modes:

- Two Independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer (Timer2/3)
- Single 32-bit synchronous counter (Timer2/3)

The Timer2/3 feature also supports:

- · Timer gate operation
- Selectable Prescaler Settings
- Timer operation during Idle and Sleep modes
- Interrupt on a 32-bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (Timer2/3 only)

Individually, all eight of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the event trigger. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON and T3CON registers. T2CON registers are shown in generic form in Register 12-1. T3CON registers are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 is the lsw, and Timer3 is the msw of the 32-bit timers.

Note: For 32-bit operation, T3CON control bits are ignored. Only T2CON control bit is used for setup and control. Timer2 clock and gate inputs are used for the 32-bit timer modules, but an interrupt is generated with the Timer3 interrupt flags.

12.1 32-bit Operation


To configure the Timer2/3 feature for 32-bit operation:


- 1. Set the corresponding T32 control bit.
- 2. Select the prescaler ratio for Timer2 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 contains the msw of the value, while PR2 contains the lsw.
- 5. If interrupts are required, set the interrupt enable bit, T3IE. Use the priority bits T3IP<2:0> to set the interrupt priority. While Timer2 controls the timer, the interrupt appears as a Timer3 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair TMR3:TMR2. TMR3 always contains the msw of the count, while TMR2 contains the lsw.

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.





R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON	_	TSIDL	—	—	_	—	_				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0				
	TGATE		S<1:0>	T32		TCS					
bit 7							bit (
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea		x = Bit is unkn	own				
bit 15	TON: Timer2										
	$\frac{\text{When T32}}{1 = \text{Starts 32}}$										
		1 = Starts 32-bit Timer2/3 0 = Stops 32-bit Timer2/3									
	When T32 =	When T32 = 0:									
	1 = Starts 16										
L:L 4 4	0 = Stops 16-bit Timer2										
bit 14	Unimplemented: Read as '0'										
bit 13	-	TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode									
		e module opera									
bit 12-7		nted: Read as									
bit 6	-	er2 Gated Time		n Enable bit							
	When TCS = 1:										
	This bit is ignored.										
	When TCS = 0: 1 = Gated time accumulation enabled										
		ne accumulation									
bit 5-4		TCKPS<1:0>: Timer2 Input Clock Prescale Select bits									
	11 = 1:256	•									
	10 = 1:64										
	01 = 1:8 00 = 1:1										
bit 3		imer Mode Sel	ect hit								
bit 0	1 = Timer2 a	nd Timer3 form	n a single 32-l								
		nd Timer3 act		limers							
bit 2	-	nted: Read as									
bit 1		Clock Source		riging odes)							
	1 = External clock from pin T2CK (on the rising edge)										
	0 = Internal d			liellig eage)							

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽²⁾	_	TSIDL ⁽¹⁾	_	_	—	—	_
bit 15				·			bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE ⁽²⁾	TCKPS<	<1:0> ⁽²⁾	—	—	TCS ⁽²⁾	
bit 7							bit (
Legend:	- 1-14		- :4			-l (0)	
R = Readable		W = Writable I	DIT	•	mented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	TON: Timer3	On hit(2)					
	1 = Starts 16-						
	0 = Stops 16-						
bit 14	Unimplemen	ted: Read as 'd)'				
bit 13	TSIDL: Stop i	n Idle Mode bit	(1)				
		ue timer operati			mode		
		timer operation		e			
bit 12-7	-	ted: Read as '0		(2)			
bit 6		er3 Gated Time	Accumulatio	n Enable bit ⁽²⁾			
	When TCS = This bit is igno						
	When TCS =						
		e accumulation	enabled				
		e accumulation					
bit 5-4		: Timer3 Input (Clock Presca	ale Select bits ⁽²⁾)		
11 = 1:256 prescale value							
	10 = 1:64 prescale value 01 = 1:8 prescale value 00 = 1:1 prescale value						
bit 3-2	-	ted: Read as '0)'				
bit 1	TCS: Timer3	Clock Source S	elect bit ⁽²⁾				
	1 = External o	clock from T3Cl	< pin				
	0 = Internal c	lock (Fosc/2)					
	Unimplemented: Read as '0'						

REGISTER 12-2: T3CON CONTROL REGISTER

Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (T2CON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control (T2CON<3>) register, these bits have no effect.

NOTES:

13.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *PIC24H Family Reference Manual*, "Section 12. Input Capture" (DS70248), which is available from the Microchip web site (www.microchip.com).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24HJ12GP201/202 devices support up to eight input capture channels.

The Input Capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- · Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)


- Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - -Capture timer value on every 16th rising edge of input at ICx pin

Each Input Capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on Input Capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3, or 4 buffer locations are filled
- Use of Input Capture to provide additional sources of external interrupts





13.1 Input Capture Registers

REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
		ICSIDL				_	_			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0			
ICTMR	ICI	<1:0>	ICOV	ICBNE		ICM<2:0>				
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-14	Unimplemer	nted: Read as '	0'							
bit 13	ICSIDL: Inpu	it Capture Mod	ule Stop in Idle	e Control bit						
	 1 = Input capture module will halt in CPU Idle mode 0 = Input capture module will continue to operate in CPU Idle mode 									
				operate in CPU	Idle mode					
bit 12-8	Unimplemented: Read as '0'									
bit 7	•	t Capture Time								
		ntents are capt intents are capt								
bit 6-5		lect Number of	-							
	11 = Interrupt on every fourth capture event									
	 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 									
	01 = Interrupt on every second capture event 00 = Interrupt on every capture event									
bit 4	-			bit (read-only)						
	ICOV: Input Capture Overflow Status Flag bit (read-only) 1 = Input capture overflow occurred									
	0 = No input capture overflow occurred									
bit 3	ICBNE: Inpu	ICBNE: Input Capture Buffer Empty Status bit (read-only)								
	1 = Input capture buffer is not empty, at least one more capture value can be read									
	0 = Input capture buffer is empty									
bit 2-0		ICM<2:0>: Input Capture Mode Select bits 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode								
							;			
	(Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled)									
	101 = Capture mode, every 16th rising edge									
		re mode, every re mode, every		е						
	•	re mode, every re mode, every	•••							
	001 = Captu	re mode, every	edge (rising a							
	•	:0> bits do not		pt generation f	or this mode.)					
	000 = Input o	apture module	turned off							

14.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 13. "Output Compare" (DS70247), which is available from the Microchip web site (www.microchip.com).

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- · Toggle mode
- · Delayed One-Shot mode
- · Continuous Pulse mode
- PWM mode without fault protection
- PWM mode with fault protection




FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM

14.1 Output Compare Modes

Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 14-1 lists the different bit settings for the Output Compare modes. Figure 14-2 illustrates the output compare operation for various modes. The user


TABLE 14-1: OUTPUT COMPARE MODES

application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

Note:	See Section 13. "Output Compare" in
	the "PIC24H Family Reference Manual"
	(DS70247) for OCxR and OCxRS register
	restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation		
000	Module Disabled	Controlled by GPIO register	—		
001	Active-Low One-Shot	0	OCx Rising edge		
010	Active-High One-Shot	1	OCx Falling edge		
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge		
100	Delayed One-Shot	0	OCx Falling edge		
101	Continuous Pulse mode	0	OCx Falling edge		
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt		
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC		

FIGURE 14-2: OUTPUT COMPARE OPERATION



14.2 Output Compare Register

REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_		OCSIDL	_	_	_	_	_
bit 15							bit 8
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
_		—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

Legend:	HC = Cleared in Hardware	HS = Set in Hardware	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	 1 = Output Compare x will halt in CPU Idle mode 0 = Output Compare x will continue to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (This bit is only used when OCM<2:0> = 111.)
bit 3	OCTSEL: Output Compare Timer Select bit
	 1 = Timer3 is the clock source for Compare x 0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	 111 = PWM mode on OCx, Fault pin enabled 110 = PWM mode on OCx, Fault pin disabled 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin 011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low 001 = Initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled

NOTES:

15.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 18. "Serial Peripheral Interface (SPI™)" (DS70243), which is available from the Microchip web site (www.microchip.com).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital (A/D) converters, etc. The SPI module is compatible with SPI and SIOP from Motorola[®].

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- SDOx (serial data output)
- SCKx (shift clock input or output)
- · SSx (active low slave select).

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.




FIGURE 15-1: SPI MODULE BLOCK DIAGRAM

SPIEN—SPISIDL————bit 15U-0R/C-0U-0U-0U-0R-0—SPIROV———SPITBFbit 7Legend: R = Readable bitC = Clearable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at PORC = Clearable bit '1' = Bit is set '0' = Bit is cleared U = Unimplemented bit, read as '0' cleared U = Bit is cleared U = Bit is cleared U = Bit is cleared U = Bit is cleared U = Bit is clearedbit 15SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins 0 = Disables module									
U-0 R/C-0 U-0 U-0 U-0 U-0 R-0 — SPIROV — — — — SPITBR bit 7	bit 8								
bit 7 Legend: C = Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u bit 15 SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins	R-0								
Legend: C = Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u bit 15 SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins	F SPIRBF								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u bit 15 SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins	bit 0								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u bit 15 SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins									
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is the set bit 15 SPIEN: SPIx Enable bit 1 = Enables module and configures SCKx, SDOx, SDIx and SSx as serial port pins									
bit 15 SPIEN: SPIx Enable bit $1 =$ Enables module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins									
1 = Enables module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins	unknown								
1 = Enables module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins									
	>								
bit 14 Unimplemented: Read as '0'									
bit 13 SPISIDL: Stop in Idle Mode bit	•								
1 = Discontinue module operation when device enters Idle mode	•								
0 = Continue module operation in Idle mode									
bit 12-7 Unimplemented: Read as '0'									
bit 6 SPIROV: Receive Overflow Flag bit									
1 = A new byte/word is completely received and discarded. The user software has previous data in the SPIxBUF register.	not read the								
0 = No overflow has occurred.									
bit 5-2 Unimplemented: Read as '0'									
bit 1 SPITBF: SPIx Transmit Buffer Full Status bit									
1 = Transmit not yet started, SPIxTXB is full									
 0 = Transmit started, SPIxTXB is empty Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTX 	0 = Transmit started, SPIxTXB is empty								
Automatically cleared in hardware when SPIx module transfers data from SPIxTXB									
bit 0 SPIRBF: SPIx Receive Buffer Full Status bit									
1 = Receive complete, SPIxRXB is full									
0 = Receive is not complete, SPIxRXB is empty									
Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB Automatically cleared in hardware when core reads SPIxBUF location, reading SPI									
Automatically ocared in hardware when one reads of MDOF location, reading of	YRXB								

REGISTER 15-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

REGISTER 13-2. SPIXCONT. SPIX CONTROL REGISTER I	REGISTER 15-2:	SPIXCON1: SPIX CONTROL REGISTER 1
--	----------------	-----------------------------------

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾
bit 15				•			bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN ⁽²⁾	CKP	MSTEN		SPRE<2:0>(3	3)	PPRE<	<1:0> ⁽³⁾
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemer	ited: Read as '	0'				
bit 12	DISSCK: Dis 1 = Internal S	able SCKx pin SPI clock is disa SPI clock is ena	bit (SPI Maste abled, pin func	• •			
bit 11	1 = SDOx pir	able SDOx pin is not used by is controlled b	module; pin f	unctions as I/C)		
bit 10	1 = Commun	ord/Byte Comn ication is word- ication is byte-	wide (16 bits)	ect bit			
bit 9	Master mode 1 = Input data 0 = Input data Slave mode:	ata Input Sam _i <u>:</u> a sampled at e a sampled at m e cleared when	nd of data outp iiddle of data c	output time			
bit 8	1 = Serial out		ges on transitio		clock state to Id ock state to activ		
bit 7	SSEN: Slave 1 = <u>SSx</u> pin ι	Select Enable used for Slave not used by mo	bit (Slave moo mode	de) ⁽²⁾			
bit 6	1 = Idle state	Polarity Select for clock is a h for clock is a le	igh level; activ				
bit 5	MSTEN: Mas 1 = Master m 0 = Slave mo		ble bit				
	he CKE bit is n FRMEN = 1).	ot used in the	Framed SPI r	nodes. Progra	im this bit to '0	' for the Frame	ed SPI mode
2 : T	his bit must be o	cleared when F	RMEN = 1				

- 2: This bit must be cleared when FRMEN = 1.
- **3:** Do not set both Primary and Secondary prescalers to a value of 1:1.

REGISTER 15-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

bit 4-2	SPRE<2:0>: Secondary Prescale bits (Master mode) ⁽³⁾ 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1
	•
	•
	•
	000 = Secondary prescale 8:1
bit 1-0	PPRE<1:0>: Primary Prescale bits (Master mode) ⁽³⁾ 11 = Primary prescale 1:1
	10 = Primary prescale 4:1 01 = Primary prescale 16:1

- 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - 3: Do not set both Primary and Secondary prescalers to a value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
FRMEN	SPIFSD	FRMPOL	—	—	_	_	—		
bit 15	·						bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0		
_	—	—	—	—	_	FRMDLY			
bit 7							bit 0		
Legend:	1. 1.1		•1			(0)			
					Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unki			own		
	<pre>FRMEN: Framed SPIx Support bit 1 = Framed SPIx support enabled (SSx pin used as frame sync pulse input/output) 0 = Framed SPIx support disabled SPIFSD: Frame Sync Pulse Direction Control bit 1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master)</pre>								
bit 14	SPIFSD : Frar 1 = Frame sy	ne Sync Pulse nc pulse input (Direction Con slave)	itrol bit					
	SPIFSD : Frar 1 = Frame sy 0 = Frame sy FRMPOL : Fra 1 = Frame sy	ne Sync Pulse nc pulse input (Direction Con slave) (master) Polarity bit ve-high	itrol bit					
bit 14 bit 13 bit 12-2	SPIFSD : Fran 1 = Frame sy 0 = Frame sy FRMPOL : Fra 1 = Frame sy 0 = Frame sy	ne Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is acti	Direction Con slave) (master) Polarity bit ve-high ve-low	itrol bit					
bit 13	SPIFSD : Fran 1 = Frame sy 0 = Frame sy FRMPOL : Fra 1 = Frame sy 0 = Frame sy Unimplemen FRMDLY : Fra 1 = Frame sy 0 = Frame sy	ne Sync Pulse nc pulse input (nc pulse output ame Sync Pulse nc pulse is acti nc pulse is acti	Direction Con slave) (master) Polarity bit ve-high ve-low) Edge Select des with first b des first bit clo	bit bit clock bock					

REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2

NOTES:

16.0 INTER-INTEGRATED CIRCUIT™ (I²C)

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 19. "Inter-Integrated Circuit[™] (I²C[™])" (DS70235), which is available from the Microchip web site (www.microchip.com).

The Inter-Integrated CircuitTM (I^2C^{TM}) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock
- The SDAx pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7-bit and 10-bit addresses
- I²C Master mode supports 7-bit and 10-bit addresses
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly

16.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The I^2C module can operate either as a slave or a master on an I^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit address
- I²C slave operation with 10-bit address
- I²C master operation with 7-bit or 10-bit address

For details about the communication sequence in each of these modes, refer to the Microchip web site (www.microchip.com) for the latest *"PIC24H Family Reference Manual"* sections.


16.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write.

- · I2CxRSR is the shift register used for shifting data
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- · I2CxADD register holds the slave address
- · ADD10 status bit indicates 10-bit Address mode
- I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.





R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0		
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN		
bit 15					1	1	bit 8		
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC		
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7							bit 0		
Lanandi			nonted bit rea	d aa (0'					
Legend: R = Readable	, bit	W = Writable	nented bit, rea	HS = Set in h	ardwara	HC = Cleared	in hardwaro		
-n = Value at		'1' = Bit is se		6'' = Bit is cle		x = Bit is unkr			
	FOR						IOWII		
bit 15	12CEN: 12Cx	Enable bit							
	1 = Enables t	the I2Cx modu				as serial port pir	ns		
			•	are controlled	by port functio	ns			
bit 14	-	ted: Read as							
bit 13		p in Idle Mode							
			eration when de		n Idle mode				
bit 12		•	ontrol bit (wher		I ² C slave)				
	1 = Release			· op or a tring the					
	0 = Hold SCL	x clock low (cl	ock stretch)						
	If STREN = 1	<u>:</u>							
					nd write '1' to re d of slave rece	lease clock). Haption.	ardware clear		
	If STREN = 0) <u>:</u>							
	Bit is R/S (i.e transmission.		only write '1' t	o release cloc	k). Hardware cl	ear at beginning	g of slave		
bit 11			-	-	MI) Enable bit				
	1 = IPMI mod 0 = IPMI mod		all addresses A	cknowledged					
bit 10	A10M: 10-bit	Slave Address	s bit						
	-	1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address							
bit 9	DISSLW: Dis	able Slew Rate	e Control bit						
		control disable control enable							
bit 8		us Input Levels							
Dit O		•	ls compliant wi	ith SMbus spe	cification				
		Mbus input the							
bit 7	GCEN: Gene	eral Call Enable	e bit (when ope	erating as I ² C s	slave)				
				ddress is rece	eived in the I2C	xRSR			
		is enabled for call address di							
bit 6			n Enable bit (w	hen operatina	as I ² C slave)				
		unction with SC	-	1	/				
			ive clock streto						
	U = Disable s	onware or rece	eive clock stret	cning					

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I^2C master)
	1 = Enables Receive mode for l^2 C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence. 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC			
ACKSTAT	TRSTAT	—	—	_	BCL	GCSTAT	ADD10			
bit 15	·	·					bit 8			
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC			
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF			
bit 7							bit 0			
<u> </u>										
Legend:	1.11	U = Unimpler								
R = Readable bit		W = Writable		HS = Set in h			are set/cleared			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN			
bit 15	(when operati 1 = NACK rec 0 = ACK rece Hardware set	ceived from sla ived from slave or clear at end	ter, applicable ve e I of slave Ack	nowledge.	nsmit operation					
bit 14	1 = Master tra 0 = Master tra	ansmit is in pro ansmit is not in	gress (8 bits - progress	ACK)	ster, applicable lware clear at e					
bit 13-11	Unimplemen	ted: Read as '	0'							
bit 10	BCL: Master	Bus Collision [Detect bit							
	 1 = A bus collision has been detected during a master operation 0 = No collision Hardware set at detection of bus collision. 									
bit 9	GCSTAT: Ger	neral Call Statu	ıs bit							
	0 = General c	all address wa all address wa when address	s not received		ess. Hardware c	lear at Stop det	ection.			
bit 8	ADD10: 10-bi	it Address Stat	us bit							
	0 = 10-bit add	lress was mato lress was not r at match of 2r	natched	ched 10-bit ad	dress. Hardwar	e clear at Stop	detection.			
bit 7		e Collision Dete			-					
	 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy 0 = No collision Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). 									
bit 6	I2COV: Recei	I2COV: Receive Overflow Flag bit								
	0 = No overflo	ow.		-	till holding the p V (cleared by s	-				
bit 5		dress bit (whe			. ,	,				
	1 = Indicates 0 = Indicates	that the last by that the last by	rte received w rte received w	as data as device add	ress by reception of	slave byte.				
bit 4	P: Stop bit									
	0 = Stop bit w	that a Stop bit as not detecte			n dataatad					

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit						
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware act as clear when Start, Depended Start as Start detected 						
	Hardware set or clear when Start, Repeated Start or Stop detected.						
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)						
	 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte. 						
bit 1	RBF: Receive Buffer Full Status bit						
	 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software 						
	reads I2CxRCV.						
bit 0	TBF: Transmit Buffer Full Status bit						
	 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty 						
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.						

REGISTER 16-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	_			—	AMSK9	AMSK8
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0
Legend:							
R - Roadable bit		M = M/ritable bit		LI - Unimplemented bit, read as '0'			

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

NOTES:

17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*, Section 17. "UART" (DS70232), which is available from the Microchip web site (www.microchip.com).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24HJ12GP201/202 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, and RS-232, and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8-bit, or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd, or No Parity options (for 8-bit data)
- One or two stop bits
- Hardware Flow Control Option with UxCTS and UxRTS pins

- Fully Integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 1 Mbps to 15 bps at 16x mode at 40 MIPS
- Baud rates ranging from 4 Mbps to 61 bps at 4x mode at 40 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive interrupts
- · A separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- · Support for Sync and Break characters
- · Support for automatic baud rate detection
- IrDA[®] encoder and decoder logic
- 16x baud clock output for IrDA[®] support

A simplified block diagram of the UART module is shown in Figure 17-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver

FIGURE 17-1: UART SIMPLIFIED BLOCK DIAGRAM



REGISTER 17-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN ⁽¹⁾	_	USIDL	IREN ⁽²⁾	RTSMD		UEN	<1:0>		
bit 15	·		•	•	·	·	bit 8		
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	_<1:0>	STSEL		
bit 7							bit (
Legend:		HC = Hardwa							
R = Readable		W = Writable			mented bit, read				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15		ARTx Enable bi	₊ (1)						
bit 10				e controlled by	/ UARTx as defi	ned by UEN<1	·0>		
					y port latches; U				
bit 14	-	ted: Read as '	0'						
bit 13	-								
	USIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode								
		module opera							
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾								
	1 = $IrDA^{(R)}$ encoder and decoder enabled 0 = $IrDA^{(R)}$ encoder and decoder disabled								
bit 11	RTSMD: Mode Selection for UxRTS Pin bit 1 = UxRTS pin in Simplex mode								
		oin in Simplex n oin in Flow Con							
bit 10	Unimplemen	ted: Read as '	0'						
bit 9-8	UEN<1:0>: UARTx Enable bits								
	11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches								
	10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used								
	01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by								
	port latc	•		,			j		
bit 7	WAKE: Wake	e-up on Start bi	t Detect During	g Sleep Mode	Enable bit				
	1 = UARTx will continue to sample the UxRX pin; interrupt generated on falling edge; bit cleared								
	in hardware on following rising edge								
1.11.0	0 = No wake	•		1.11					
bit 6		ARTx Loopback		DIT					
	 1 = Enable Loopback mode 0 = Loopback mode is disabled 								
bit 5		o-Baud Enable							
	1 = Enable b	aud rate meas	urement on the		er – requires re	ception of a Sy	nc field (0x55		
		her data; clear e measuremen							
				·					
	efer to Section abling the UAR				amily Referenc	e Manual" for i	information o		
Ch				and operation					

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 17-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70232) in the *"PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1			
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT			
bit 15							bit			
D /// 0	DAMO	DAALO	D 4			B /0.0				
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0			
URXISE	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA			
bit 7							bit			
Legend:		HC = Hardwar	e cleared							
R = Readable I	oit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15,13	11 = Reserve 10 = Interrupt transmit 01 = Interrupt operation 00 = Interrupt	t when a charac buffer become t when the last ons are complete t when a charac	ter is transfe s empty character is s ed ter is transfe	erred to the Transhifted out of the	bits nsmit Shift Regis e Transmit Shift nsmit Shift Regis	Register; all tra	ansmit			
oit 14	at least one character open in the transmit buffer) UTXINV: Transmit Polarity Inversion bit									
	$\frac{\text{If IREN = 0:}}{1 = \text{UxTX Idle state is '0'}}$ $0 = \text{UxTX Idle state is '1'}$ $\frac{\text{If IREN = 1:}}{1 = \text{IrDA}^{\text{®}} \text{ encoded UxTX Idle state is '1'}}$ $0 = \text{IrDA}^{\text{®}} \text{ encoded UxTX Idle state is '0'}$									
bit 12	Unimplemen	ted: Read as '0)'							
bit 11	UTXBRK: Transmit Break bit									
	cleared b 0 = Sync Bre	by hardware upo ak transmissior	on completion disabled or	n	lowed by twelve	• '0' bits, follow	ed by Stop b			
bit 10	UTXEN: Tran	ismit Enable bit	[1]							
		enabled, UxTX disabled, any p			rted and buffer	is reset. UxTX	pin controlle			
bit 9	UTXBF: Tran	smit Buffer Full	Status bit (re	ead-only)						
	 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written 									
bit 8		mit Shift Registe				•				
	1 = Transmit	Shift Register is	empty and t	ransmit buffer is	s empty (the last is in progress of		as complete			
bit 7-6		 Transmit Shift Register is not empty, a transmission is in progress or queued URXISEL<1:0>: Receive Interrupt Mode Selection bits 								
	 11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data charact 10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data charact 0x = Interrupt is set when any character is received and transferred from the UxRSR to the buffer. Receive buffer has one or more characters. 									

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Note 1: Refer to Section 17. "UART" (DS70232) in the "PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect. 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read-only/clear-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART"** (DS70232) in the *"PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

PIC24HJ12GP201/202

NOTES:

18.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24H Family Reference Manual", Section 28. "Analog-to-Digital Converter (ADC) without DMA" (DS70249), which is available from the Microchip web site (www.microchip.com).

The PIC24HJ12GP201/202 devices have up to 10 ADC module input channels.

The AD12B bit (AD1CON1<10>), allows each of the ADC modules to be configured as either a 10-bit, 4-sample-and-hold ADC (default configuration) or a 12-bit, 1-sample-and-hold ADC.

Note: The ADC module must be disabled before the AD12B bit can be modified.

18.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- · Up to 10 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- · Automatic Channel Scan mode
- · Selectable conversion trigger source
- Selectable Buffer Fill modes
- Operation during CPU Sleep and Idle modes
- 16-word conversion result buffer

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample-and-hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported

Depending on the particular device pinout, the ADC can have up to 10 analog input pins, designated AN0 through AN9. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins.

The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

Block diagrams of the ADC module are shown in Figure 18-1 and Figure 18-2.

18.2 ADC Initialization

To configure the ADC module:

- 1. Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>).
- 2. Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
- Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>).
- 4. Determine how many sample-and-hold channels will be used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>).
- 5. Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
- 6. Select the way conversion results are presented in the buffer (AD1CON1<9:8>).
 - a) Turn on the ADC module (AD1CON1<15>).
- 7. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select ADC interrupt priority.

PIC24HJ12GP201/202






FIGURE 18-1: ADC BLOCK DIAGRAM FOR PIC24HJ12GP201 DEVICES







R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
ADON		ADSIDL	—	_	AD12B	FORM	/<1:0>			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0			
R/W-0	R/W-U	R/W-U	0-0	R/W-U	R/W-0	HC,HS	HC, HS			
	SSRC<2:0>		_	SIMSAM	ASAM	SAMP	DONE			
bit 7							bit (
Legend:		HC = Cleared b	y hardware	HS = Set by h	nardware					
R = Readabl	e bit	W = Writable b	-	-	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
		.								
bit 15		Operating Mode								
	1 = ADC IIIO0 = ADC is o	dule is operating ff								
bit 14	Unimplemen	ted: Read as '0	,							
bit 13	-	Unimplemented: Read as '0' ADSIDL: Stop in Idle Mode bit								
	1 = Disconti	nue module ope e module operati	ration when		le mode					
bit 12-11		ited: Read as '0								
bit 10	AD12B: 10-bit or 12-bit Operation Mode bit									
	1 = 12-bit, 1-	-channel ADC operation -channel ADC operation -channel ADC operation -channel ADC operation -channel ADC operation -channel ADC operation -channel ADC operation -channel ADC operation -channel	peration							
bit 9-8	FORM<1:0>: Data Output Format bits									
	For 10-bit operation: 11 = Reserved									
	10 = Reserved 01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd)									
	For 12-bit operation:									
	10 = Reserved 01 = Signed Integer (Dout = ssss sddd dddd dddd, where s = .NOT.d<11>) 00 = Integer (Dout = 0000 dddd dddd dddd)									
6.4 7 F	-	-		-						
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits									
	111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = Reserved									
	101 = Reserved									
	100 = Reserved									
	011 = Reserved 010 = GP timer 3 compare ends sampling and starts conversion									
	001 = Active transition on INTO pin ends sampling and starts conversion									
	000 = Clearir	ng sample bit en	ds sampling	and starts conve	ersion					
bit 4	Unimplemen	ted: Read as '0	3							
bit 3	SIMSAM: Sir	nultaneous Sam	ple Select bi	t (applicable onl	y when CHPS·	<1:0> = 01 or 1	Lx)			
		B = 1, SIMSAM				= 1 w): or				
		CH0, CH1, CH2 CH0 and CH1 s				- ⊥x <i>)</i> , UI				
		multiple channe								

REGISTER 18-1: AD1CON1: ADC1 CONTROL REGISTER 1

REGISTER 18-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set. 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample-and-hold amplifiers are sampling 0 = ADC sample-and-hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear

Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit will NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
VCFG<2:0>				—	CSCNA	CHPS	<1:0>		
bit 15							bit 8		
.		DAMO	DAMO	DAM 0	DAALO	DAMA	D 444 0		
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS	—		SMPI	<3:0>		BUFM	ALTS		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writabl	e bit	U = Unimple	mented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15-13	VCFG<2:0>:	Converter Vo	ltage Reference (Configuration	bits				
	A	DREF+	ADREF-						
	000	AVdd	AVss						
	001 Exte	ernal VREF+	AVss						
	010	AVdd	External VREF-						
	011 Exte	ernal VREF+	External VREF-	_					
	1xx	AVdd	AVss						
bit 12-11	Unimplemer	nted: Read as	· '0'						
bit 10	CSCNA: Scan Input Selections for CH0+ during Sample A bit								
	1 = Scan inputs								
	0 = Do not scan inputs								
bit 9-8	CHPS<1:0>: Select Channels Utilized bits								
	When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as '0'								
	1x = Converts CH0, CH1, CH2 and CH3 01 = Converts CH0 and CH1								
	00 = Converts CH0								
bit 7	BUFS: Buffer Fill Status bit (valid only when BUFM = 1)								
	1 = ADC is currently filling second half of buffer, user application should access data in the first half								
	0 = ADC is currently filling first half of buffer, user application should access data in the second half								
bit 6	Unimplemer	nted: Read as	· 0'						
bit 5-2	SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits								
		1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence 1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence							
UIL 3-2	1111 = Inter		ompletion of conv						
טון ס-2	1111 = Inter		ompletion of conv						
DIL 0-2	1111 = Inter		ompletion of conv						
UIL J-Z	1111 = Inter		ompletion of conv						
UIL 3-2	1111 = Intern 1110 = Intern • • • • • •	rupts at the co rupts at the co	ompletion of conv ompletion of conv ompletion of conv	ersion for eac ersion for eac	ch 15th sample/	convert sequer	nce		
	1111 = Intern 1110 = Intern • • • • • • • • • • • • • • • • • • •	rupts at the co rupts at the co rupts at the co	ompletion of conv ompletion of conv ompletion of conv ompletion of conv	ersion for eac ersion for eac	ch 15th sample/	convert sequer	nce		
bit 1	1111 = Intern 1110 = Intern • • • • • • • • • • • • • • • • • • •	rupts at the co rupts at the co rupts at the co r Fill Mode Se	ompletion of conversion of con	ersion for eac ersion for eac ersion for eac	ch 15th sample/ ch 2nd sample/c ch sample/conve	convert sequer convert sequen ert sequence	ce		
	1111 = Intern 1110 = Intern • • • • • • • • • • • • •	rupts at the co rupts at the co rupts at the co r Fill Mode Se ing first half o	ompletion of conv ompletion of conv ompletion of conv ompletion of conv elect bit f buffer on first int	ersion for eac ersion for eac ersion for eac errupt and th	ch 15th sample/ ch 2nd sample/c ch sample/conve	convert sequer convert sequen ert sequence	nce ce		
bit 1	1111 = Intern 1110 = Intern • • • • • • • • • • • • •	rupts at the co rupts at the co rupts at the co r Fill Mode Se ing first half o starts filling bu	ompletion of conve ompletion of conve ompletion of conve ompletion of conve elect bit f buffer on first int ffer from the begi	ersion for eac ersion for eac ersion for eac errupt and th nning	ch 15th sample/ ch 2nd sample/c ch sample/conve	convert sequer convert sequen ert sequence	nce ce		
	1111 = Intern 1110 = Intern 0001 = Intern 0000 = Intern BUFM: Buffe 1 = Starts fill 0 = Always s ALTS: Altern	rupts at the co rupts at the co rupts at the co r Fill Mode Se ing first half o starts filling bu ate Input Sam	ompletion of conv ompletion of conv ompletion of conv ompletion of conv elect bit f buffer on first int	ersion for eac ersion for eac ersion for eac errupt and th nning bit	ch 15th sample/ ch 2nd sample/c ch sample/conve e second half or	convert sequer convert sequen ert sequence f buffer on next	nce ce interrupt		

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADRC		_			SAMC<4:0>	(1)				
bit 15	•	· ·					bit			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			ADCS<	<7:0> ⁽²⁾						
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable bi	t	U = Unimpler	mented bit, re	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 15		Conversion Cloc	k Source bit							
		ernal RC clock rived from system	ı clock							
bit 14-13	Unimpleme	nted: Read as '0'								
bit 12-8	SAMC<4:0>: Auto Sample Time bits ⁽¹⁾									
	11111 = 31 T AD									
	•									
	•									
	• 00001 = 1 T. 00000 = 0 T.									
bit 7-0	ADCS<7:0>: ADC Conversion Clock Select bits ⁽²⁾									
	11111111 = Reserved									
	•									
	•									
	•									
	•									
	01000000 = Reserved 00111111 = Tcy · (ADCS<7:0> + 1) = 64 · Tcy = Tad									
	•									
	•									
	•									
	00000001 =	: TCY · (ADCS<7: : TCY · (ADCS<7: : TCY · (ADCS<7: : TCY · (ADCS<7:	0> + 1) = 2	• TCY = TAD						
Note 1: 7	This bit only use	d if AD1CON1 <s< td=""><td>SRC> = 1.</td><td></td><td></td><td></td><td></td></s<>	SRC> = 1.							
2: T	This bit is not us	ed if AD1CON3 <a< td=""><td>DRC> = 1.</td><td></td><td></td><td></td><td></td></a<>	DRC> = 1.							

REGISTER 18-3: AD1CON3: ADC1 CONTROL REGISTER 3

REGISTER 18-4: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_	_	_	—	CH123NB<1:0>		CH123SB
bit 15		-		-			bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	CH123NA<1:0>		CH123SA
bit 7		-		•			bit 0
Legend:							
P - Poodoblo bit W - Writablo bit			sit	II – Unimplor	montod hit road	d ac '0'	

U			
R = Readable bit W = Writable bit		U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

bit 10-9 CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits PIC24HJ12GP201 devices only:

<u>If AD12B = 1:</u>

11 = Reserved

10 = Reserved

01 = Reserved 00 = Reserved

If AD12B = 0:

11 = Reserved

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is not connected

01 = CH1, CH2, CH3 negative input is VREF-

00 = CH1, CH2, CH3 negative input is VREF-

PIC24HJ12GP202 devices only:

If AD12B = 1:

- 11 = Reserved
- 10 = Reserved
- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

11 = CH1 negative input is AN9, CH2 and CH3 negative inputs are not connected

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8

01 = CH1, CH2, CH3 negative input is VREF-

00 = CH1, CH2, CH3 negative input is VREF-

REGISTER 18-4: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 8

CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit

PIC24HJ12GP201 devices only:

If AD12B = 1:

1 = Reserved

0 = Reserved

If AD12B = 0:

1 = CH1 positive input is AN3, CH2 and CH3 positive inputs are note connected

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

PIC24HJ12GP202 devices only:

If AD12B = 1:

1 = Reserved

0 = Reserved

If AD12B = 0:

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

bit 7-3 Unimplemented: Read as '0'

bit 2-1 CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits

PIC24HJ12GP201 devices only:

If AD12B = 1:

- 11 = Reserved
- 10 = Reserved
- 01 = Reserved
- 00 = Reserved

If AD12B = 0:

11 = Reserved

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is not connected

- 01 = CH1, CH2, CH3 negative input is VREF-
- 00 = CH1, CH2, CH3 negative input is VREF-

PIC24HJ12GP202 devices only:

- If AD12B = 1:
- 11 = Reserved
- 10 = Reserved
- O1 = Reserved
- 00 = Reserved

If AD12B = 0:

11 = CH1 negative input is AN9, CH2 and CH3 negative inputs are not connected

- 10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8
- 01 = CH1, CH2, CH3 negative input is VREF-
- 00 = CH1, CH2, CH3 negative input is VREF-

REGISTER 18-4: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 0

CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit PIC24HJ12GP201 devices only:

If AD12B = 1:

1 = Reserved

0 = Reserved

If AD12B = 0:

1 = CH1 positive input is AN3, CH2 and CH3 positive inputs are not connected

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

PIC24HJ12GP202 devices only:

If AD12B = 1:

1 = Reserved 0 = Reserved

If AD12B = 0:

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NB	_	_			CH0SB<4:0>				
bit 15							bit 8		
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NA		—			CH0SA<4:0>				
bit 7							bit		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 14-13	0 = Channel () negative inpu) negative inpu ted: Read as '(t is VREF-						
	0 = Channel () negative inpu	t is VREF-						
bit 14-13 bit 12-8	Unimplemented: Read as '0'								
	CHOSB<4:0>: Channel 0 Positive Input Select for Sample B bits PIC24HJ12GP201 devices only: 00111 = Channel 0 positive input is AN7 0010 = Channel 0 positive input is AN6 00101 = Reserved 00101 = Channel 0 positive input is AN3 00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1 00000 = Channel 0 positive input is AN0 PIC24HJ12GP202 devices only: 01001 = Channel 0 positive input is AN9 00010 = Channel 0 positive input is AN2								
	00001 = Cha	nnel 0 positive nnel 0 positive	input is AN1						
bit 7	CH0NA: Channel 0 Negative Input Select for Sample A bit 1 = Channel 0 negative input is AN1 0 = Channel 0 negative input is VREF-								
bit 6-5	Unimplemented: Read as '0'								

REGISTER 18-5: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

REGISTER 18-5: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

bit 4-0 CH0SA<4:0>: Channel 0 Positive Input Select for Sample A bits

PIC24HJ12GP201 devices only:

- 00111 = Channel 0 positive input is AN7
- 00110 = Channel 0 positive input is AN6
- 00101 = Reserved
- 00100 = Reserved
- 00011 = Channel 0 positive input is AN3
- 00010 = Channel 0 positive input is AN2
- 00001 = Channel 0 positive input is AN1
- 00000 = Channel 0 positive input is AN0

PIC24HJ12GP202 devices only:

01001 = Channel 0 positive input is AN9

- •
- 00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1
- 00000 = Channel 0 positive input is AN0

REGISTER 18-6: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	_	—	_	_	CSS9	CSS8
bit 15					•	·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7							bit 0
							DIL
Legend:							

Legenu.				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CSS<9:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

2: CSSx = ANx, where x = 0 through 9.

REGISTER 18-7: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	_	—	—	—	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

PCFG<9:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 10 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.

- **2:** PCFGx = ANx, where x = 0 through 9.
- **3:** PCFGx bits have no effect if the ADC module is disabled by setting the ADxMD bit in the PMDx register. When that bit is set, all port pins that have been multiplexed with ANx will be in Digital mode.

Note 1: On devices without 10 analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts VREFL.

19.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC24H Family Reference Manual"*. Please see the Microchip web site (www.microchip.com) for the latest family reference manual sections.

PIC24HJ12GP201/202 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- · In-Circuit emulation

19.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The Device Configuration register map is shown in Table 19-1.

The individual Configuration bit descriptions for the FBS, FGS, FOSCSEL, FOSC, FWDT, FPOR, and FICD Configuration registers are shown in Table 19-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0xF80000	FBS	—	—	—	—		BSS<2:0>	BSS<2:0> BWRF		
0xF80002	Reserved				Reserved	J(1)				
0xF80004	FGS	_	_		_	_	GSS<1	GSS<1:0> GWR		
0xF80006	FOSCSEL	IESO	_	_		-	FNC)SC<2:0>		
0xF80008	FOSC	FCKSM	<1:0>	IOL1WAY	—	—	OSCIOFNC	POSCM	1D<1:0>	
0xF8000A	FWDT	FWDTEN	WINDIS	_	WDTPRE		WDTPOST	<3:0>		
0xF8000C	FPOR	_	_	_	ALTI2C	_	FPWRT<2:0>			
0xF8000E	FICD	Reserv	Reserved ⁽¹⁾ JTAGEN — — — ICS<1:0>					:1:0>		
0xF80010	FUID0		User Unit ID Byte 0							
0xF80012	FUID1	User Unit ID Byte 1								
0xF80014	FUID2		User Unit ID Byte 2							
0xF80016	FUID3				User Unit ID	Byte 3				

TABLE 19-1: DEVICE CONFIGURATION REGISTER MAP

Note 1: Reserved bits read as '1' and must be programmed as '1'.

TABLE 19-2: PIC24HJ12GP201/202 CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
BWRP	FBS	Boot Segment Program Flash Write Protection 1 = Boot segment may be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment
		Boot space is 256 Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0003FE 010 = High security; boot program Flash segment ends at 0x0003FE
		Boot space is 768 Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x0007FE 001 = High security; boot program Flash segment ends at 0x0007FE
		Boot space is 1792 Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x000FFE 000 = High security; boot program Flash segment ends at 0x000FFE
GSS<1:0>	FGS	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, fail-safe clock monitor is disabled 01 = Clock switching is enabled, fail-safe clock monitor is disabled 00 = Clock switching is enabled, fail-safe clock monitor is enabled
IOL1WAY	FOSC	Peripheral Pin Select Configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode

Bit Field	Register	Description
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 0001 = 1:2 0000 = 1:1
ALTI2C	FPOR	Alternate I ² C [™] pins 1 = I ² C mapped to SDA1/SCL1 pins 0 = I ² C mapped to ASDA1/ASCL1 pins
FPWRT<2:0>	FPOR	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 19-2: PIC24HJ12GP201/202 CONFIGURATION BITS DESCRIPTION (CONTINUED)

19.2 On-Chip Voltage Regulator


All of the PIC24HJ12GP201/202 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24HJ12GP201/202 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP/VDDCORE pin (Figure 19-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 22-13 located in **Section 22.1** "**DC Characteristics**".

Note:	It is important for low-ESR capacitors to be
	placed as close as possible to the VCAP/
	VDDCORE pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 19-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2)



19.3 BOR: Brown-Out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

19.4 Watchdog Timer (WDT)

For PIC24HJ12GP201/202 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

19.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., fail-safe clock monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

FIGURE 19-2: WDT BLOCK DIAGRAM

19.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3> and RCON<2>, respectively) will need to be cleared in software after the device wakes up.


19.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.



19.5 JTAG Interface

PIC24HJ12GP201/202 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface will be provided in future revisions of the document.

19.6 Code Protection and CodeGuard™ Security

The PIC24HJ12GP201/202 devices offer the intermediate implementation of CodeGuard Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual intellectual property in collaborative system designs.

When coupled with software encryption libraries, Code-Guard Security can be used to securely update Flash even when multiple IPs reside on the single chip.

The code protection features are controlled by the Configuration registers: FBS and FGS. The Secure Segment and RAM is not implemented.

TABLE 19-3: CODE FLASH SECURITY SEGMENT SIZES FOR 12 Kb DEVICES

CONFIG BITS		
	VS = 256 IW	000000h 0001FEh 000200h
BSS<2:0> = x11 0K	GS = 3840 IW	0003FEh 000400h 0007FEh 000800h 000FFEh 001000h
		001FFEh
	VS = 256 IW	000000h 0001FEh
BSS<2:0> = x10	BS = 256 IW	000200h 0003FEh
256	GS = 3584 IW	000400h 0007FEh 000800h 000FFEh 001000h
	00 - 0004 IW	001FFEh
	VS = 256 IW	000000h
BSS<2:0> = x01	BS = 768 IW	0001FEh 000200h 0003FEh 000400h 0007FEh
768	GS = 3072 IW	000800h 000FFEh 001000h 001FFEh
		 000000h
BSS<2:0> = x00	VS = 256 IW BS = 1792 IW	0001FEh 000200h 0003FEh 000400h 0007FEh 000800h 0006FEh
	GS = 2048 IW	001000h 001FFEh

Note: Refer to Section 23. "CodeGuard™ Security" (DS70239) of the "PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

19.7 In-Circuit Serial Programming

PIC24HJ12GP201/202 family digital signal controllers can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *dsPIC30F/33F Flash Programming Specification* (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

19.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

PIC24HJ12GP201/202

NOTES:

20.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of this group of PIC24HJ12GP201/202 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest *"PIC24H Family Reference Manual"* sections, which are available from the Microchip web site (www.microchip.com).

The PIC24H instruction set is identical to that of the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- DSP operations
- · Control operations

Table 20-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 20-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or doubleword instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *dsPIC30F/33F Programmer's Reference Manual* (DS70157).

TABLE 20-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU,Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU,Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None

TABLE 20-2: INSTRUCTION SET OVERVIE	TABLE 20-2:	NSTRUCTION SET OVERVIEW
-------------------------------------	-------------	-------------------------

© 2009 Microchip Technology Inc.

PIC24HJ12GP201/202

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	f = f	1	1	N,Z
		COM	f,WREG	WREG = Ī	1	1	N,Z
		СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
	01	CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
10	010	CPO	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
31	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
32	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
33	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
34	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None

IABL	E 20-2:	INSIRU	JUTION SET OVER				
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
35	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
36	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
37	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
38	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
39	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
40	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
41	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
42	NEG	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
43	NOP	NOP	-, -	No Operation	1	1	None
		NOPR		No Operation	1	1	None
44	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
45	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
46	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
47	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
48	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
49	RESET	RESET		Software device Reset	1	1	None
50	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
51	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
52	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
53	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
54	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
55	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
56	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
57	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
58	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFF	1	1	None
59	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
60	SUB	SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
61	QUED	SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV,Z
61	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	Wn = Wn - lit10 - (C)	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
62	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
	-	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
63	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = Iit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
64	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
65	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
67	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
68	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
69	ULNK	ULNK		Unlink Frame Pointer	1	1	None
70	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
71	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

PIC24HJ12GP201/202

NOTES:

21.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

21.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

21.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

21.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

21.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

21.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

21.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

21.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

21.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

21.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

21.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

21.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

21.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

21.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

22.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJ12GP201/202 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJ12GP201/202 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital-only pin with respect to Vss	0.3V to +5.6V
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 22-2).
 - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx, and PGEDx pins, which are able to sink/source 12 mA.

22.1 DC Characteristics

Characteristic	VDD Range	Temp Range	Max MIPS
	(in Volts)	(in °C)	PIC24HJ12GP201/202
	3.0-3.6V	-40°C to +85°C	40
	3.0-3.6V	-40°C to +125°C	40

TABLE 22-1: OPERATING MIPS VS. VOLTAGE

TABLE 22-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O			W
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} \times IOH) + \Sigma (VOL \times IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ – TA)/θJA W			W

TABLE 22-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Notes
Package Thermal Resistance, 18-pin PDIP	θja	45	_	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θja	45	—	°C/W	1
Package Thermal Resistance, 18-pin SOIC	θja	60	_	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θja	50	_	°C/W	1
Package Thermal Resistance, 28-pin SSOP	θја	71	—	°C/W	1
Package Thermal Resistance, 28-pin QFN	θја	35	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TARI E 22-4.	DC TEMPERATURE AND VOLTAGE SPECIFICATIONS
IADLE 22-4.	DC IEWIFERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
Operati	ng Voltag	9					·	
DC10	Supply V	oltage						
	Vdd		3.0	—	3.6	V	Industrial and Extended	
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_	—	V		
DC16	VPOR	VDD Start Voltage ⁽⁴⁾ to ensure internal Power-on Reset signal	—	—	Vss	V		
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	-	—	V/ms	0-3.0V in 0.1s	
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25	—	2.75	V	Voltage is dependent on load, temperature and VDD	

Note 1: Data in "Typ" column is at 3.3V, 25° C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized by similarity, but are not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 µs to ensure POR.

PIC24HJ12GP201/202

TABLE 22-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Operating Cur	rent (IDD) ⁽²⁾							
DC20d	24	30	mA	-40°C				
DC20a	27	30	mA	+25°C	3.3V	10 MIPS ⁽³⁾		
DC20b	27	30	mA	+85°C	- 3.3V	10 MIPS**		
DC20c	27	35	mA	+125°C				
DC21d	30	40	mA	-40°C				
DC21a	31	40	mA	+25°C	- 3.3V	16 MIPS ⁽³⁾		
DC21b	32	45	mA	+85°C		TO MIPS(*)		
DC21c	33	45	mA	+125°C				
DC22d	35	50	mA	-40°C				
DC22a	38	50	mA	+25°C	3.3V	20 MIPS ⁽³⁾		
DC22b	38	55	mA	+85°C	- 3.3V	20 MIP3(*)		
DC22c	39	55	mA	+125°C				
DC23d	47	70	mA	-40°C				
DC23a	48	70	mA	+25°C	2.21/	30 MIPS ⁽³⁾		
DC23b	48	70	mA	+85°C	- 3.3V	30 MIPS(*)		
DC23c	48	70	mA	+125°C	1			
DC24d	56	90	mA	-40°C				
DC24a	56	90	mA	+25°C	2 2)/			
DC24b	54	90	mA	+85°C	- 3.3V	40 MIPS		
DC24c	54	90	mA	+125°C	1			

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

3: These parameters are characterized, but are not tested in manufacturing.

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
Idle Current (IIDLE): Core OFF Clock ON Base Current ⁽²⁾									
DC40d	3	25	mA	-40°C					
DC40a	3	25	mA	+25°C		10 MIPS ⁽³⁾			
DC40b	3	25	mA	+85°C	3.3V	10 1011-517			
DC40c	3	25	mA	+125°C					
DC41d	4	25	mA	-40°C					
DC41a	4	25	mA	+25°C	- 3.3V	16 MIPS ⁽³⁾			
DC41b	5	25	mA	+85°C		TO IVITES (*)			
DC41c	5	25	mA	125°C					
DC42d	6	25	mA	-40°C					
DC42a	6	25	mA	+25°C	3.3V	20 MIPS ⁽³⁾			
DC42b	7	25	mA	+85°C	3.3V	20 WIP5(*)			
DC42c	7	25	mA	+125°C					
DC43d	9	25	mA	-40°C					
DC43a	9	25	mA	+25°C	- 3.3V	30 MIPS ⁽³⁾			
DC43b	9	25	mA	+85°C	3.3V	30 MIPS(*/			
DC43c	9	25	mA	+125°C]				
DC44d	10	25	mA	-40°C					
DC44a	10	25	mA	+25°C	- 3.3V				
DC44b	10	25	mA	+85°C		40 MIPS			
DC44c	10	25	mA	+125°C					

TABLE 22-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

3: These parameters are characterized, but are not tested in manufacturing.

© 2009 Microchip Technology Inc.

TABLE 22-7 :	DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARAC	TERISTICS	$ \begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Parameter No.	Typical ⁽¹⁾	Мах	Units		Conditions				
Power-Down Current (IPD) ⁽²⁾									
DC60d	55	500	μA	-40°C					
DC60a	63	500	μA	+25°C	3.3V	Base Power-Down Current ^(3,4)			
DC60b	85	500	μA	+85°C	3.3V	Base Power-Down Currents?			
DC60c	146	1000	μA	+125°C					
DC61d	8	13	μA	-40°C					
DC61a	10	15	μA	+25°C	2 2)/	Watchdog Timer Current: ∆IwDT ^(3,5)			
DC61b	12	20	μA	+85°C	3.3V				
DC61c	13	25	μA	+125°C					

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss, WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

5: These parameters are characterized, but are not tested in manufacturing.

TABLE 22-8: DC	CHARACTERISTICS: DOZE CURRENT (IDOZE)
----------------	---------------------------------------

DC CHARACTERI	STICS	(unless ot	Operating O herwise sta temperature	t ed) e -40°C ⊴	≤ Ta ≤ +8	5°C for Industrial 25°C for Extended	
Parameter No.	Typical ⁽¹⁾	Doze Ratio ⁽²⁾	Units		Conditions		
DC73a	11	35	1:2	mA			
DC73f	11	30	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	11	30	1:128	mA			
DC70a	11	50	1:2	mA			
DC70f	11	30	1:64	mA	+25°C	3.3V	40 MIPS
DC70g	11	30	1:128	mA			
DC71a	12	50	1:2	mA			
DC71f	12	30	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	12	30	1:128	mA			
DC72a	12	50	1:2	mA			
DC72f	12	30	1:64	mA	+125°C	3.3V	40 MIPS
DC72g	12	30	1:128	mA			

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Parameters with DOZE ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
	VIL	Input Low Voltage								
DI10		I/O pins	Vss	_	0.2 VDD	V				
DI15		MCLR	Vss	_	0.2 VDD	V				
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 VDD	V				
DI18		I/O Pins with I ² C	Vss	_	0.3 VDD	V	SMbus disabled			
DI19		I/O Pins with I ² C	Vss	_	0.2 VDD	V	SMbus enabled			
	Viн	Input High Voltage								
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd 0.7 Vdd	_	Vdd 5.5	V V				
	ICNPU	CNx Pull-up Current								
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS			
	lı∟	Input Leakage Current ^(2,3)								
DI50		I/O Pins	_	—	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance } \end{split}$			
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance, -40°C ≤ TA ≤ +125°C			
DI51a		I/O Pins Not 5V Tolerant ⁽⁴	_	—	±2	μA	Shared with external reference pins, -40°C \leq TA \leq +125°C			
DI51b		I/O Pins Not 5V Tolerant ⁽⁴	_	—	±3.5	μA	$Vss \le VPIN \le VDD$, Pin at high-impedance, -40°C ≤ TA ≤ +125°C			
DI51c		I/O Pins Not 5V Tolerant ⁽⁴	_	—	±8	μA	Analog pins shared with external reference pins, -40°C ≤ TA ≤ +125°C			
DI55		MCLR	—		±2	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$			
DI56		OSC1	_	—	±2	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &X{\sf T} \text{ and } H{\sf S} \text{ modes} \end{split}$			

TABLE 22-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for a list of 5V tolerant pins.

TABLE 22-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Min	Тур	Max	Units	Conditions			
	Vol	Output Low Voltage							
DO10		I/O ports	_	—	0.4	V	IOL = 2mA, VDD = 3.3V		
DO16		OSC2/CLKO	_	—	0.4	V	IOL = 2mA, VDD = 3.3V		
	Voh	Output High Voltage							
DO20		I/O ports	2.40 — V IOH = -2.3 mA, VDD = 3.3V						
DO26		OSC2/CLKO	2.41	—	—	V	Iон = -1.3 mA, Vdd = 3.3V		

TABLE 22-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Character	Characteristic		Тур	Мах	Units	Conditions	
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40	_	2.55	V		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

DC CHARACTERISTICS			(unless	rd Opera otherwi ng tempo	ise state	•			
Param No.	Symbol	Characteristic ⁽³⁾	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
		Program Flash Memory							
D130	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +125°C		
D131	Vpr	VDD for Read	VMIN	_	3.6	V	Vмın = Minimum operating voltage		
D132b	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vміn = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications an violated (-40°C to +125°C)		
D135	IDDP	Supply Current during Programming	-	10	—	mA			
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See Note 2		
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +125°C, See Note 2		
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See Note 2		
D137b	Тре	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, Ta = +125°C, See Note 2		
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, TA = +85°C, See Note 2		
D138b	Tww	Word Write Cycle Time	41.1	_	57.6	μs	Tww = 355 FRC cycles, Ta = +125°C, See Note 2		

TABLE 22-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 22-18) and the value of the FRC Oscillator Tuning register (see Register 8-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

3: These parameters are ensured by design, but are not characterized or tested in manufacturing.

TABLE 22-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHAF	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol Characteristics			Тур	Max	Units	Comments			
	CEFC External Filter Capacitor Value		4.7	10	—	μF	Capacitor must be low series resistance (< 5 ohms)			

© 2009 Microchip Technology Inc.

22.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC24HJ12GP201/202 AC characteristics and timing parameters.

TABLE 22-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$

FIGURE 22-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 22-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_		15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—		50	pF	EC mode
DO58	Св	SCLx, SDAx	—		400	pF	In l ² C™ mode



AC CHA	RACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions				
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC				
		Oscillator Crystal Frequency	3.5	_	10	MHz	XT				
			10	_	40 33	MHz kHz	HS SOSC				
OS20	Tosc	Tosc = 1/Fosc ⁽⁴⁾	12.5		DC	ns					
OS25	Тсү	Instruction Cycle Time ^(2,4)	25		DC	ns					
OS30	TosL, TosH	External Clock in (OSC1) ⁽⁵⁾ High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC				
OS31	TosR, TosF	External Clock in (OSC1) ⁽⁵⁾ Rise or Fall Time	_	—	20	ns	EC				
OS40	TckR	CLKO Rise Time ^(3,5)	_	5.2		ns					
OS41	TckF	CLKO Fall Time ^(3,5)	—	5.2	—	ns					
OS42	Gм	External Oscillator Transconductance ⁽⁶⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C				

TABLE 22-16: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits can result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: These parameters are characterized by similarity, but are tested in manufacturing at FIN = 40 MHz only.
- 5: These parameters are characterized by similarity, but are not tested in manufacturing.
- 6: Data for this parameter is preliminary. This parameter is characterized, but is not tested in manufacturing.

TABLE 22-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions			
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range ⁽²⁾		0.8	_	8	MHz	ECPLL and XTPLL modes		
OS51	Fsys	On-Chip VCO Systen Frequency ⁽³⁾	١	100	—	200	MHz			
OS52	TLOCK	PLL Start-up Time (Lock Time) ⁽³⁾		0.9	1.5	3.1	ms			
OS53	DCLK	CLKO Stability (Jitter) ⁽³⁾		-3	0.5	3	%	Measured over 100 ms period		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: These parameters are characterized by similarity, but are tested in manufacturing at 7.7 MHz input only.

3: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 22-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

АС СНА	RACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq Ta \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq Ta \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Characteristic	Min	Тур	Max	Units	Units Conditions				
-	Internal FRC Accuracy @	0 7.3728	MHz ^(1,2)							
F20	FRC	-2	_	+2	%	$-40^{\circ}C \le TA \le +85^{\circ}C \qquad VDD = 3.0-3.6V$				
	FRC	-5	_	+5	%	$-40^\circ C \le T A \le +125^\circ C$	VDD = 3.0-3.6V			

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

2: FRC is set to initial frequency of 7.37 MHz (±2%) at 25°C.


TABLE 22-19: INTERNAL RC ACCURACY

АС СН/	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$									
Param No.	Characteristic	Min	Тур	Max	Units	its Conditions				
	LPRC @ 32.768 kHz ^(1,2)									
F21	LPRC	-20	±6	+20	%	$-40^{\circ}C \le TA \le +85^{\circ}C \qquad \text{VDD} = 3.0\text{-}3.6\text{V}$				
	LPRC	-70	_	+70	%	$-40^{\circ}C \le TA \le +125^{\circ}C \qquad VDD = 3.0-3.6V$				

Note 1: Change of LPRC frequency as VDD changes.

2: LPRC accuracy impacts the Watchdog Timer Time-out Period (TWDT1). See Section 19.4 "Watchdog Timer (WDT)" for more information.





AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Character	Min	Typ ⁽¹⁾	Max	Units	Conditions		
DO31	TioR	Port Output Rise Tim	e		10	25	ns		
DO32	TIOF	Port Output Fall Time	9	_	10	25	ns	—	
DI35	TINP	INTx Pin High or Low	25	_	—	ns			
DI40	Trbp	CNx High or Low Tim	ne (input)	2		—	TCY		

TABLE 22-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: These parameters are characterized, but are not tested in manufacturing.

PIC24HJ12GP201/202




FIGURE 22-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS

TABLE 22-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

АС СНА	RACTER	ISTICS	(unles	ard Ope s otherv ting temp	vise sta	i ted) e -40°C	ns: 3.0V to 3.6V C \leq TA \leq +85°C for Industrial C \leq TA \leq +125°C for Extended
Param No.	Symbol Characteristic ¹ Min Tyn ⁴ Max Units						Conditions
SY10	ТмсL	MCLR Pulse-Width (low) ⁽¹⁾	2	_		μS	-40°C to +85°C
SY11	TPWRT	Power-up Timer Period ⁽¹⁾		2 4 16 32 64 128		ms	-40°C to +85°C User programmable
SY12	TPOR	Power-on Reset Delay ⁽³⁾	3	10	30	μS	-40°C to +85°C
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset ⁽¹⁾	0.68	0.72	1.2	μS	
SY20	Twdt1	Watchdog Timer Time-out Period ⁽¹⁾	_	—	—	ms	See Section 19.4 "Watchdog Timer (WDT)" and LPRC parameter F21 (Table 22-19).
SY30	Тоѕт	Oscillator Start-up Time	—	1024 Tosc		—	Tosc = OSC1 period
SY35	TFSCM	Fail-Safe Clock Monitor Delay ⁽¹⁾		500	900	μS	-40°C to +85°C


Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: These parameters are characterized, but are not tested in manufacturing.

PIC24HJ12GP201/202

FIGURE 22-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS



АС СНА	RACTERIST	ïCS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characte	ristic ⁽²⁾		Min	Тур	Max	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchror no presc	-	0.5 Tcy + 20	—	—	ns	Must also meet parameter TA15		
			Synchror with pres		10	—	—	ns			
			Asynchro	onous	10	_	_	ns			
TA11	TTXL	TxCK Low Time	Synchror no presc		0.5 TCY + 20	_	—	ns	Must also meet parameter TA15		
			Synchror with pres		10	_	—	ns			
			Asynchro	onous	10	_		ns			
TA15	ΤτχΡ	TxCK Input Period	Synchror no presc		Tcy + 40	_	—	ns			
			Synchror with pres		Greater of: 20 ns or (TcY + 40)/N	_	_		N = prescale value (1, 8, 64, 256)		
			Asynchro	onous	20	_	_	ns			
OS60	Ft1	SOSC1/T1CK Osci frequency Range (c by setting bit TCS (scillator e	nabled	DC	—	50	kHz			
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		ock	0.5 TCY		1.5 TCY				

TABLE 22-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

АС СНА	RACTERIST	īcs		(unles	ard Operating s otherwise st ting temperatu	t ated) re -40°	$C \leq TA \leq C$	+85°C fo	r Industrial for Extended
Param No.	Symbol	Symbol Characteristic ⁽¹⁾			Min	Тур	Max	Units	Conditions
TB10	TtxH	TxCK High Time	Synchro no prese		0.5 TCY + 20			ns	Must also meet parameter TB15
			Synchronous, with prescaler		10		_	ns	
TB11	TtxL	TxCK Low Time	Synchro no prese		0.5 TCY + 20			ns	Must also meet parameter TB15
			Synchro with pre		10		_	ns	
TB15	TtxP	TxCK Input Period	Synchro no prese		Tcy + 40		—	ns	N = prescale value
			Synchronous, with prescaler		Greater of: 20 ns or (TCY + 40)/N				(1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from Extern Edge to Timer Inci		Clock	0.5 TCY	_	1.5 TCY	—	

TABLE 22-23: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 22-24: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	RACTERIST	ïCS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No. Symbol Characteristic ⁽¹⁾					Min	Тур	Мах	Units	Conditions
TC10	TtxH	TxCK High Time	Synchro	nous	0.5 TCY + 20			ns	Must also meet parameter TC15
TC11	TtxL	TxCK Low Time	Synchro	nous	0.5 TCY + 20			ns	Must also meet parameter TC15
TC15	TtxP	TxCK Input Period	Synchro no preso		Tcy + 40			ns	N = prescale value
			Synchronous, with prescaler		Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)
TC20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		lock	0.5 TCY		1.5 Тсү		

Note 1: These parameters are characterized, but are not tested in manufacturing.

PIC24HJ12GP201/202

FIGURE 22-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 22-25: INPUT CAPTURE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS	Standard Operati (unless otherwis Operating temper	e stated) ature -40°C ≤ T4	.0V to 3.6V A ≤ +85°C fo A ≤ +125°C	or Industr	-		
Param No.	Symbol	Characte	acteristic ⁽¹⁾ Min Max Units Co						
IC10	TccL	ICx Input Low Time	No Prescaler 0.5 Tcy + 20 — ns						
			With Prescaler	10	_	ns			
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns			
			With Prescaler	10		ns			
IC15	TccP	ICx Input Period	(Tcy + 40)/N — ns N = prescale value (1, 4, 1						

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 22-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 22-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions								
OC10	TccF	OCx Output Fall Time	— — — ns See parameter D032								
OC11	TccR	OCx Output Rise Time	— — ns See parameter D031								

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 22-8: OC/PWM MODULE TIMING CHARACTERISTICS





TABLE 22-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAI	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No. Symbol Characteristic ⁽¹⁾			Min	Тур	Мах	Units	Conditions	
OC15	Tfd	Fault Input to PWM I/O Change	— — 50 ns —					
OC20	TFLT	Fault Input Pulse Width	50 <u> </u>					

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

FIGURE 22-9: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS



© 2009 Microchip Technology Inc.

DS70282D-page 201

АС СНА	RACTERIST	rics	(unless o	therwise	stated) ure -40	°C ≤ Ta	DV to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscL	SCKx Output Low Time	Tcy/2	_		ns	See Note 3
SP11	TscH	SCKx Output High Time	TCY/2	_		ns	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and Note 4
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter D031 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—		ns	See parameter D032 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See parameter D031 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—

TABLE 22-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS


Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 22-10: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS



АС СНА	RACTERIST	ICS	Standard (unless o Operating	therwise	stated) ture -40°	°C ≤ Ta ≤	/ to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscL	SCKx Output Low Time	Tcy/2	—	_	ns	See Note 3
SP11	TscH	SCKx Output High Time	TCY/2			ns	See Note 3
SP20	TscF	SCKx Output Fall Time	—	_	_	ns	See parameter D032 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—		ns	See parameter D031 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter D032 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	—	ns	_
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	—	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—

TABLE 22-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 22-11: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 22-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	ARACTERIS	FICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Cond					
SP70	TscL	SCKx Input Low Time	30		_	ns	—	
SP71	TscH	SCKx Input High Time	30	—		ns	—	
SP72	TscF	SCKx Input Fall Time	—	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time	—	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter D032 and Note 3	
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See parameter D031 and Note 3	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	_	30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—		ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_		ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	—	50	ns	See Note 3	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy +40	—	_	ns	_	

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: Assumes 50 pF load on all SPIx pins.




FIGURE 22-12: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

АС СНА	RACTERIS	TICS	Standard Op (unless othe Operating ter	rwise st	ated) e -40°(C ≤ TA ≤ +	to 3.6V -85°C for Industrial -125°C for Extended	
Param No.	Symbol	Characteristic ⁽¹⁾	haracteristic ⁽¹⁾ Min Typ ⁽²⁾ Max U					
SP70	TscL	SCKx Input Low Time	30	_	_	ns	—	
SP71	TscH	SCKx Input High Time	30	_	_	ns	—	
SP72	TscF	SCKx Input Fall Time	—	10	25	ns	See Note 3	
SP73	TscR	SCKx Input Rise Time	—	10	25	ns	See Note 3	
SP30	TdoF	SDOx Data Output Fall Time	_	_	_	ns	See parameter D032 and Note 3	
SP31	TdoR	SDOx Data Output Rise Time	-			ns	See parameter D031 and Note 3	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	-	_	30	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20			ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow \text{to SCKx} \downarrow \text{or SCKx} \uparrow \\ \text{Input}$	120			ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	10	_	50	ns	See Note 4	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	1.5 Tcy + 40	_	_	ns	—	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	—	


TABLE 22-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

Note 1: These parameters are characterized by similarity, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 100 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.








TABLE 22-32: I²Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		Standard Operatin (unless otherwise Operating tempera	stated) iture -40)°C ≤ Ta ≤	V to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characte	eristic ⁽³⁾	Min ⁽¹⁾	Max	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	—
			400 kHz mode	Tcy/2 (BRG + 1)		μs	—
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	—
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	—
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	_
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	_	100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode ⁽²⁾	_	300	ns	
IM25	TSU:DAT	Data Input	100 kHz mode	250		ns	—
		Setup Time	400 kHz mode	100	_	ns	
			1 MHz mode ⁽²⁾	40	_	ns	
IM26	THD:DAT	Data Input	100 kHz mode	0		μs	—
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽²⁾	0.2		μs	
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	Only relevant for
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μs	Repeated Start
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	condition
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	After this period the
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μs	first clock pulse is
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	generated
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	—
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μS	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	ns	—
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		ns	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	ns	
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	—
		From Clock	400 kHz mode		1000	ns	—
			1 MHz mode ⁽²⁾		400	ns	—
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be
			400 kHz mode	1.3		μS	free before a new
			1 MHz mode ⁽²⁾	0.5	_	μS	transmission can start

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70195) in the "dsPIC33F Family Reference Manual". Refer to the Microchip web site (www.microchip.com) for the latest family reference manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- 3: These parameters are characterized by similarity, but are not tested in manufacturing.
- 4: Typical value for this parameter is 130 ns.

TABLE 22-32: I²Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE) (CONTINUED)

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽³⁾	Min ⁽¹⁾	Max	Units	Conditions		
IM50	Св	Bus Capacitive Loading	_	400	pF			
IM51	Pgd	Pulse Gubler Delay	65	390	ns	See Note 4		

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" (DS70195) in the "dsPIC33F Family Reference Manual". Refer to the Microchip web site (www.microchip.com) for the latest family reference manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- 3: These parameters are characterized by similarity, but are not tested in manufacturing.
- **4:** Typical value for this parameter is 130 ns.

FIGURE 22-15: I²Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





FIGURE 22-16: I²Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)



© 2009 Microchip Technology Inc.

TABLE 22-33:	I ² Cx BUS DATA	TIMING REQUIREMENTS	(SLAVE MODE))
--------------	----------------------------	---------------------	--------------	---

AC CHA	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industri} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param	Symbol	Characte	eristic ⁽²⁾	Min Max		Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μS	—	
IS20 TF:SCL	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾		100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾		300	ns		
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250		ns	—	
			400 kHz mode	100		ns		
			1 MHz mode ⁽¹⁾	100		ns		
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0		μS	—	
			400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7		μS	Only relevant for Repeated	
			400 kHz mode	0.6		μS	Start condition	
			1 MHz mode ⁽¹⁾	0.25		μS		
IS31	THD:STA		100 kHz mode	4.0		μS	After this period, the first	
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μS		
IS33	TSU:STO	Stop Condition	100 kHz mode	4.7	—	μS	_	
		Setup Time	400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.6	—	μS		
IS34	THD:ST	Stop Condition	100 kHz mode	4000	—	ns	—	
	0	Hold Time	400 kHz mode	600	—	ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—	
		From Clock	400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free	
			400 kHz mode	1.3		μS	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5	—	μS	can start	
IS50	Св	Bus Capacitive Lo	ading	—	400	pF	—	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: These parameters are characterized by similarity, but are not tested in manufacturing.

TABLE 22-34: ADC MODULE SPECIFICATIONS

AC CHA		ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Symbol Characteristic		Min.	Тур	Max.	Units	Conditions				
Device Supply											
AD01	AVDD	Module VDD Supply ⁽²⁾	Greater of VDD – 0.3 or 3.0	—	Lesser of VDD + 0.3 or 3.6	V	_				
AD02	AVss	Module Vss Supply ⁽²⁾	Vss – 0.3		Vss + 0.3	V	—				
			Referer	nce Inpu	its						
AD05	VREFH	Reference Voltage High	AVss + 2.7		AVdd	V	See Note 1				
AD05a			3.0	_	3.6	V	VREFH = AVDD VREFL = AVSS = 0, See Note 2				
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 2.7	V	See Note 1				
AD06a			0		0	V	VREFH = AVDD VREFL = AVSS = 0, See Note 2				
AD07	VREF	Absolute Reference Voltage ⁽²⁾	2.7		3.6	V	VREF = VREFH - VREFL				
AD08	IREF	Current Drain		250 —	550 10	μΑ μΑ	ADC operating, See Note 1 ADC off, See Note 1				
AD08a	IAD	Operating Current		7.0 2.7	9.0 3.2	mA mA	10-bit ADC mode, See Note 2 12-bit ADC mode, See Note 2				
			Analo	og Input							
AD12	VINH	Input Voltage Range VINH ⁽²⁾	Vinl	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input				
AD13	VINL	Input Voltage Range VINL ⁽²⁾	VREFL	_	AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input				
AD17	Rin	Recommended Imped- ance of Analog Voltage Source ⁽³⁾		_	200 200	Ω Ω	10-bit ADC 12-bit ADC				

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

3: These parameters are assured by design, but are not characterized or tested in manufacturing.

AC CHA	ARACTERI	STICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.				Тур	Max.	Units	Conditions		
		ADC Accuracy (12-bit Mode	e) – Measure	ments w	vith external	VREF+/	VREF- ⁽³⁾		
AD20a Nr Resolution				2 data bi		bits	_		
AD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22a	DNL	Differential Nonlinearity	>-1	_	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD23a	Gerr	Gain Error	1.25	3.4	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24a	EOFF	Offset Error	-0.2	0.9	0.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25a	—	Monotonicity	_			_	Guaranteed ⁽¹⁾		
		ADC Accuracy (12-bit Mode	e) – Measure	ements v	vith internal	VREF+/	VREF- ⁽³⁾		
AD20a	Nr	Resolution	1	2 data bi	ts	bits	—		
AD21a	INL	Integral Nonlinearity	-2	-	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22a	DNL	Differential Nonlinearity	>-1	-	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23a	Gerr	Gain Error	2	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24a	EOFF	Offset Error	2	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25a	—	Monotonicity	—		_	_	Guaranteed ⁽¹⁾		
	•	Dynamic	Performanc	e (12-bit	Mode) ⁽²⁾		•		
AD30a	THD	Total Harmonic Distortion	—	—	-75	dB	_		
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	—	dB	_		
AD32a	SFDR	Spurious Free Dynamic Range	80	—	_	dB	_		
AD33a	Fnyq	Input Signal Bandwidth	—	—	250	kHz	—		
AD34a	ENOB	Effective Number of Bits	11.09	11.3	_	bits	—		

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: These parameters are characterized, but are tested at 20 ksps only.

				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic	Min.	Typ Max. Units			Conditions				
ADC Accuracy (10-bit Mode) – Measurements with external VREF+/VREF- ⁽³⁾											
AD20b	Nr	Resolution	1	10 data bits			_				
AD21b	INL	Integral Nonlinearity	-1.5	—	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD22b	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD23b	Gerr	Gain Error	0.4	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD24b	EOFF	Offset Error	0.2	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD25b	—	Monotonicity	_	_	_	—	Guaranteed ⁽¹⁾				
		ADC Accuracy (10-bit Mode) – Meas	urement	s with in	ternal Vr	REF+/VREF- ⁽³⁾				
AD20b	Nr	Resolution	1	0 data bit	s	bits	_				
AD21b	INL	Integral Nonlinearity	-1	—	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD22b	DNL	Differential Nonlinearity	>-1	—	<1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD25b	_	Monotonicity			_	_	Guaranteed ⁽¹⁾				
		Dynamic I	Performa	nce (10-l	oit Mode) ⁽²⁾					
AD30b	THD	Total Harmonic Distortion			-64	dB	_				
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	—	dB	—				
AD32b	SFDR	Spurious Free Dynamic Range	72	—	_	dB	_				
AD33b	Fnyq	Input Signal Bandwidth		—	550	kHz	—				
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits	—				

TABLE 22-36: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: These parameters are characterized, but are tested at 20 ksps only.

© 2009 Microchip Technology Inc.

PIC24HJ12GP201/202




TABLE 22-37: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		Clock	Paramete	ers ⁽¹⁾			•		
AD50	Tad	ADC Clock Period	117.6			ns			
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns			
		Con	version R	ate			·		
AD55	tCONV	Conversion Time		14 Tad		ns			
AD56	FCNV	Throughput Rate			500	Ksps			
AD57	TSAMP	Sample Time	3.0 TAD		—	_			
		Timin	ig Parame	eters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2.0 TAD	—	3.0 Tad	—	Auto Convert Trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2.0 TAD	—	3.0 Tad	_	_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	—	_		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽²⁾	—	_	20	μs	—		

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.





FIGURE 22-18: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)






TABLE 22-38:	ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS
--------------	------------------	-------------	-----------------------

AC CHARACTERISTICS			(unless		e stated) rature -4	0°C ≤ Ta	0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended
Param No.	Symbol	Characteristic	Min. Typ ⁽¹⁾ Max. Units Conditions				
		Clock	Paramet	ers ⁽²⁾			
AD50	TAD	ADC Clock Period	76			ns	—
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns	—
		Con	version F	Rate			
AD55	tCONV	Conversion Time	—	12 TAD	—	_	—
AD56	FCNV	Throughput Rate	—		1.1	Msps	—
AD57	TSAMP	Sample Time	2.0 Tad		—	_	—
		Timin	g Param	eters			
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2.0 Tad		3.0 Tad		Auto-Convert Trigger (SSRC<2:0> = 111) not selected
AD61	tpss	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2.0 Tad	—	3.0 Tad		_
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 Tad	—	_	—
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽¹⁾	_		20	μS	—


Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

23.0 PACKAGING INFORMATION

23.1 Package Marking Information

18-Lead PDIP



PIC24HJ12GP 201-E/P @3 0730235	\bigcirc

28-Lead SPDIP



Example

Evample



18-Lead SOIC (.300")



Example




28-Lead SOIC (.300")

Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:		licrochip part number cannot be marked on one line, it is carried over to the next imiting the number of available characters for customer-specific information.

23.1 Package Marking Information (Continued)




Note: If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.

23.2 Package Details

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		18	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	_	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		.100 BSC		
Top to Seating Plane	А	-	-	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	Е	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	-	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

18-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	;
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		18	
Pitch	e		1.27 BSC	
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	11.55 BSC		
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1	1.40 REF		
Foot Angle	¢	0°	-	8°
Lead Thickness	С	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	_	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B

28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

с

b

α

β

0.18

0.31

5°

5°

_

_

_

_

4. Dimensioning and tolerancing per ASME Y14.5M.

Lead Thickness

Mold Draft Angle Top

Mold Draft Angle Bottom

Lead Width

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

0.33

0.51


15°

15°

С

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5	
Dimensior	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	А	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint L1			1.25 REF		
Lead Thickness	с	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

APPENDIX A: REVISION HISTORY

Revision A (February 2007)

Initial release of this document.

Revision B (May 2007)

This revision includes the following corrections and updates:

- Minor typographical and formatting corrections throughout the data sheet text.
- New content:
 - Addition of bullet item (16-word conversion result buffer) (see Section 17.1 "Key Features")
- Figure update:
 - Oscillator System Diagram (see Figure 7-1)
 - WDT Block Diagram (see Figure 18-2)
- Equation update:
 - Serial Clock Rate (see Equation 15-1)
- Register updates:
 - Clock Divisor Register (see Register 7-2)
 - PLL Feedback Divisor Register (see Register 7-3)
 - Peripheral Pin Select Input Registers (see Register 9-1 through Register 9-9)
 - ADC1 Input Channel 1, 2, 3 Select Register (see Register 17-4)
 - ADC1 Input Channel 0 Select Register (see Register 17-5)
- Table updates:
 - CNEN2 (see Table 3-2 and Table 3-3)
 - Reset Flag Bit Operation (see Table 5-1)
 - Configuration Bit Values for Clock Operation (see Table 7-1)
- Operation value update:
 - IOLOCK set/clear operation (see Section 9.4.3.1 "Control Register Lock")

- The following tables in Section 21.0 "Electrical Characteristics" have been updated with preliminary values:
 - Updated Max MIPS for -40°C to +125°C Temp Range (see Table 21-1)
 - Added new parameters for +40°C and updated Typical and Max values for most parameters (see Table 21-5)
 - Added new parameters for +40°C and updated Typical and Max values for most parameters (see Table 21-6)
 - Added new parameters for +40°C and updated Typical and Max values for most parameters (see Table 21-7)
 - Added new parameters for +40°C and updated Typical and Max values for most parameters (see Table 21-8)
 - Updated parameter DI51, added parameter DI51a (see Table 21-9)
 - Added Note 1 (see Table 21-11)
 - Updated parameter OS30 (see Table 21-16)
 - Updated parameter OS52 (see Table 21-17)
 - Updated parameter F20, added Note 2 (see Table 21-18)
 - Updated parameter TA15 (see Table 21-22)
 - Updated parameter TB15 (see Table 21-23)
 - Updated parameter TC15 (see Table 21-24)
 - Updated parameters AD05, AD06, AD07, AD08, AD10, and AD11; added parameters AD05a and AD06a; added Note 2; modified ADC Accuracy headings to include measurement information (see Table 21-34)
 - Separated the ADC Module Specification table in to three tables (see Table 21-34, Table 21-35, and Table 21-36)
 - Updated parameter AD50 (see Table 21-37)
 - Updated parameters AD50 and AD57 (see Table 21-38)

Revision C (May 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

Section Name	Update Description
"High-Performance, 16-Bit	Added SSOP to list of available 28-pin packages (see "Packaging:" and Table 1).
Digital Signal Controllers"	Added External Interrupts column to Remappable Peripherals in the Controller Families table and Note 2 (see Table 1).
	Added Note 1 to all pin diagrams, which references RPn pin usage by remappable peripherals (see " Pin Diagrams ").
Section 1.0 "Device Overview"	Changed Capture Input pin names from IC0-IC1 to IC1-IC2 and updated description for AVDD (see Table 1-1).
Section 3.0 "Memory Organization"	Updated Reset values for the following SFRs: IPC0, IPC2-IPC7, IPC16, and INTTREG (see Table 3-4).
	The following changes were made to the ADC1 Register Maps:
	 Updated the bit range for AD1CON3 from ADCS<5:0> to ADCS<7:0>) (see Table 3-14 and Table 3-15).
	• Added Bit 6 (PCFG7) and Bit 7 (PCFG6) names to AD1PCFGL (Table 3-14).
	Added Bit 6 (CSS7) and Bit 7 (CSS6) names to AD1CSSL (see Table 3-14).
	Changed Bit 5 and Bit 4 in AD1CSSL to unimplemented (see Table 3-14).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 3-19).
Section 4.0 "Flash Program Memory"	Updated Section 4.3 "Programming Operations" with programming time formula.
Section 5.0 "Resets"	Entire section was replaced to maintain consistency with other PIC24H data sheets.
Section 7.0 "Oscillator Configuration"	Removed the first sentence of the third clock source item (External Clock) in Section 7.1.1.2 "Primary"
	Updated the default bit values for DOZE and FRCDIV in the Clock Divisor Register (see Register 7-2).
	Added the center frequency in the OSCTUN register for the FRC Tuning bits
	(TUN<5:0>) value 011111 and updated the center frequency for bits value 011110 (see Register 7-4)
Section 8.0 "Power-Saving	Added the following two registers:
Features"	PMD1: Peripheral Module Disable Control Register 1
	PMD2: Peripheral Module Disable Control Register 2
Section 9.0 "I/O Ports"	Added paragraph and Table 9-1 to Section 9.1.1 "Open-Drain Configuration" , which provides details on I/O pins and their functionality.
	Removed the following sections, which are now available in the related section of the <i>"PIC24H Family Reference Manual"</i> :
	9.4.2 "Available Peripherals"
	• 9.4.3.3 "Mapping"
	9.4.5 "Considerations for Peripheral Pin Selection"
Section 13.0 "Output Compare"	Replaced sections 13.1, 13.2, and 13.3 and related figures and tables with entirely new content.

Section Name	Update Description
Section 14.0 "Serial Peripheral Interface (SPI)"	Removed the following sections, which are now available in the related section of the "PIC24H Family Reference Manual":
	14.1 "Interrupts"
	14.2 "Receive Operations"
	14.3 "Transmit Operations"
	 14.4 "SPI Setup" (retained Figure 14-1: SPI Module Block Diagram)
Section 15.0 "Inter-Integrated Circuit™ (I ² C)"	Removed the following sections, which are now available in the related section of the "PIC24H Family Reference Manual":
	 15.3 "I²C Interrupts"
	• 15.4 "Baud Rate Generator" (retained Figure 15-1: I ² C Block Diagram)
	 15.5 "I²C Module Addresses
	15.6 "Slave Address Masking"
	15.7 "IPMI Support"
	15.8 "General Call Address Support"
	15.9 "Automatic Clock Stretch"
	 15.10 "Software Controlled Clock Stretching (STREN = 1)"
	15.11 "Slope Control"
	15.12 "Clock Arbitration"
	15.13 "Multi-Master Communication, Bus Collision, and Bus Arbitration
	 15.14 "Peripheral Pin Select Limitations
Section 16.0 "Universal Asynchronous Receiver	Removed the following sections, which are now available in the related section of the "PIC24H Family Reference Manual":
Transmitter (UART)"	16.1 "UART Baud Rate Generator"
	16.2 "Transmitting in 8-bit Data Mode
	16.3 "Transmitting in 9-bit Data Mode
	 16.4 "Break and Sync Transmit Sequence"
	 16.5 "Receiving in 8-bit or 9-bit Data Mode"
	 16.6 "Flow Control Using UxCTS and UxRTS Pins"
	• 16.7 "Infrared Support"
	Removed IrDA references and Note 1, and updated the bit and bit value descriptions for UTXINV (UxSTA<14>) in the UARTx Status and Control Register (see Register 16-2).

Section Name	Update Description
Section 17.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated ADC Conversion Clock Select bits in the AD1CON3 register from ADCS< 5 :0> to ADCS< 7 :0>. Any references to these bits have also been updated throughout this data sheet (Register 17-3).
	Replaced Figure 17-1 (ADC1 Module Block Diagram for PIC24HJ12GP201) and added Figure 17-2 (ADC1 Block Diagram for PIC24HJ12GP202).
	Removed Equation 17-1: ADC Conversion Clock Period and Figure 17-2: ADC Transfer Function (10-Bit Example).
	Added Note 2 to Figure 17-2: ADC Conversion Clock Period Block Diagram.
	 Updated ADC1 Input Channel 1, 2, 3 Select Register (see Register 17-4) as follows: Changed bit 10-9 (CH123NB - PIC24HJ12GP201 devices only) description for bit value of 10 (if AD12B = 0). Updated bit 8 (CH123SB) to reflect device-specific information. Updated bit 0 (CH123SA) to reflect device-specific information. Changed bit 2-1 (CH123NA - PIC24HJ12GP201 devices only) description for
	bit value of 10 (if AD12B = 0).
	 Updated ADC1 Input Channel 0 Select Register (see Register 17-5) as follows: Changed bit value descriptions for bits 12-8 Changed bit value descriptions for bits 4-0 (PIC24HJ12GP201 devices)
	Modified Notes 1 and 2 in the ADC1 Input Scan Select Register Low (see Register 17-6)
	Modified Notes 1 and 2 in the ADC1 Port Configuration Register Low (see Register 17-7)
Section 18.0 "Special Features"	Added FICD register information for address 0xF8000E in the Device Configuration Register Map (see Table 18-1).
	Added FICD register content (BKBUG, COE, JTAGEN, and ICS<1:0> to the PIC24HJ12GP201/202 Configuration Bits Description (see Table 18-2).
	Added a note regarding the placement of low-ESR capacitors, after the second paragraph of Section 18.2 "On-Chip Voltage Regulator" and to Figure 18-1.
	Removed the words "if enabled" from the second sentence in the fifth paragraph of Section 18.3 "BOR: Brown-Out Reset"

Section Name	Update Description
Section 21.0 "Electrical Characteristics"	Updated Max MIPS value for -40°C to +125°C temperature range in Operating MIPS vs. Voltage (see Table 21-1).
	Added 28-pin SSOP package information to Thermal Packaging Characteristics and updated Typical values for all devices (see Table 21-3).
	Removed Typ value for parameter DC12 (see Table 21-4).
	Updated Note 2 in Table 21-7: DC Characteristics: Power-Down Current (IPD).
	Updated MIPS conditions for parameters DC24c, DC44c, DC72a, DC72f, and DC72g (see Table 21-5, Table 21-6, and Table 21-8).
	Added Note 4 (reference to new table containing digital-only and analog pin information to I/O Pin Input Specifications (see Table 21-9).
	Updated Program Memory parameters (D136a, D136b, D137a, D137b, D138a, an D138b) and added Note 2 (see Table 21-12).
	Updated Max value for Internal RC Accuracy parameter F21 for -40°C \leq TA \leq +125°C condition and added Note 2 (see Table 21-19).
	Removed all values for Reset, Watchdog Timer, Oscillator Start-up Timer, and Power-up Timer parameter SY20 and updated conditions, which now refers to Section 18.4 "Watchdog Timer (WDT)" and LPRC parameter F21 (see Table 21-21).
	Updated Min value for Input Capture Timing Requirements parameter IC15 (see Table 21-25).
	The following changes were made to the ADC Module Specifications (Table 21-34
	Updated Min value for ADC Module Specification parameter AD07.
	Updated Typ value for parameter AD08
	 Added references to Note 1 for parameters AD12 and AD13
	Removed Note 2.
	The following changes were made to the ADC Module Specifications (12-bit Mode (Table 21-35):
	• Updated Min and Max values for both AD21a parameters (measurements with <i>internal</i> and <i>external</i> VREF+/VREF-).
	Updated Min, Typ, and Max values for parameter AD24a.
	Updated Max value for parameter AD32a.
	Removed Note 1.
	 Removed VREFL from Conditions for parameters AD21a, AD22a, AD23a, and AD24a (measurements with <i>internal</i> VREF+/VREF-).
	The following changes were made to the ADC Module Specifications (10-bit Mode (Table 21-36):
	 Updated Min and Max values for parameter AD21b (measurements with external VREF+/VREF-).
	 Removed ± symbol from Min, Typ, and Max values for parameters AD23b and AD24b (measurements with <i>internal</i> VREF+/VREF-).
	Updated Typ and Max values for parameter AD32b.
	• Removed Note 1.
	Removed VREFL from Conditions for parameters AD21a, AD22a, AD23a, and AD24a (measurements with <i>internal</i> VREF+/VREF-).
	Updated Min and Typ values for parameters AD60, AD61, AD62, and AD63 and removed Note 3 (see Table 21-37 and Table 21-38).

Section Name	Update Description	
Section 22.0 "Packaging Information"	Added 28-lead SSOP package marking information.	
"Product Identification System"	Added Plastic Shrink Small Outline (SSOP) package information.	

Revision D (June 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of PGCx/EMUCx and PGDx/EMUDx (where x = 1, 2, or 3) to PGECx and PGEDx

Changed all instances of VDDCORE and VDDCORE/VCAP to VCAP/VDDCORE

All other major changes are referenced by their respective section in the following table.

Section Name	Update Description	
"High-Performance, 16-Bit Digital Signal Controllers"	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.	
Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.	
Section 8.0 "Oscillator Configuration"	Updated the Oscillator System Diagram (see Figure 8-1).	
	Added Note 1 to the Oscillator Tuning (OSCTUN) register (see Register 8-4).	
Section 10.0 "I/O Ports"	Removed Table 10-1 and added reference to pin diagrams for I/O pin availability and functionality.	
Section 15.0 "Serial Peripheral Interface (SPI)"	Added Note 2 to the SPIx Control Register 1 (see Register 15-2).	
Section 17.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 17-2).	
Section 22.0 "Electrical Characteristics"	Updated the Min value for parameter DC12 (RAM Retention Voltage) and added Note 4 to the DC Temperature and Voltage Specifications (see Table 22-4).	
	Updated the Min value for parameter DI35 (see Table 22-20).	
	Updated AD08 and added reference to Note 2 for parameters AD05a, AD06a, and AD08a (see Table 22-34).	

NOTES:

INDEX

Α	
AC Characteristics	192
Internal RC Accuracy	
Load Conditions	192
ADC	
Initialization	149
Key Features	149
ADC Module	
ADC1 Register Map for PIC24HJ12GP201.	
ADC1 Register Map for PIC24HJ12GP202.	
Alternate Vector Table (AIVT)	
Analog-to-Digital Converter (ADC)	149
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

В

Block Diagrams
16-bit Timer1 Module 115
Connections for On-Chip Voltage Regulator166
Input Capture 123
Output Compare 125
PIC24HJ12GP201/2028
PIC24HJ12GP201/202 CPU Core 16
PIC24HJ12GP201/202 Oscillator System Diagram 83
PIC24HJ12GP201/202 PLL 85
PLL
Reset System47
Shared Port Structure
SPI
Timer2 (16-bit)119
Timer2/3 (32-bit)
UART
Watchdog Timer (WDT) 167

С

C Compilers	
MPLAB C18	
MPLAB C30	180
Clock Switching	91
Enabling	91
Sequence	91
Code Examples	
Erasing a Program Memory Page	45
Initiating a Programming Sequence	
Loading Write Buffers	
Port Write/Read	
PWRSAV Instruction Syntax	
Code Protection	163, 168
Configuration Bits	163
Description (Table)	
Configuration Register Map	
Configuring Analog Port Pins	
CPU	
Control Register	
CPU Clocking System	
Options	
Selection	84
Customer Change Notification Service	
Customer Notification Service	
Customer Support	
п	
Data Address Space	

Alignment
KB RAM
Near Data Space
Software Stack
Width 23
DC Characteristics
I/O Pin Input Specifications 189
I/O Pin Output Specifications 190
Idle Current (IDOZE)
Idle Current (IIDLE)
Operating Current (IDD)
Power-Down Current (IPD)
Program Memory
Development Support
Doze Mode
E
—
Electrical Characteristics
AC
Equations Device Operating Frequency
Errata
F
Fail-Safe Clock Monitor 92
Flash Program Memory 41
Control Registers 42
Operations
Programming Algorithm
RTSP Operation
Table Instructions
Table Instructions 41 Flexible Configuration 163
Flexible Configuration 163
Flexible Configuration 163 I I/O Ports 97
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98
Flexible Configuration 163 I I/O Ports 97
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 98
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C Addresses 137 Operating Modes 135 Registers
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 137 Operating Modes 135 Registers 135 I ² C Module 135
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 137 Operating Modes 135 Registers 135 I ² C Module 122 I2C Nodule 122 I2C Nodule 122 I2C Nodule 122 I2C Nodule 122 I2C Register Map. 29
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 137 Operating Modes 135 Registers 135 I ² C Module 12C1 Register Map. 12C1 Register Map. 29 In-Circuit Debugger. 169
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C Addresses 137 Operating Modes 135 Registers I ² C Module 135 120 I ² C Module 135 135 I ² C Module 136 135 I ² C Module 136 169 In-Circuit Debugger 169 163
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C Addresses Addresses 137 Operating Modes 135 Registers 135 I ² C Module 12C1 Register Map. I2C1 Register Map. 29 In-Circuit Debugger. 169 In-Circuit Emulation 163 In-Circuit Serial Programming (ICSP) 163, 169
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 34 Addresses 137 Operating Modes 135 Registers 135 I ² C Module 12C1 Register Map. I2C1 Register Map. 29 In-Circuit Debugger. 169 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 37 Operating Modes 135 Registers 135 I ² C Module 12C1 Register Map I2C1 Register Map 29 In-Circuit Debugger 169 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C Addresses Addresses 137 Operating Modes 135 Registers 135 I ² C Module 1201 In-Circuit Debugger 169 In-Circuit Emulation 163 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 37 Operating Modes 135 Registers 135 I ² C Module 122 II-Circuit Debugger 169 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C Addresses Addresses 137 Operating Modes 135 Registers 135 I ² C Module 12C1 Register Map I2C1 Register Map 29 In-Circuit Debugger 169 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 37 Operating Modes 135 Registers 135 I ² C Module 12C1 Register Map I2C1 Register Map 29 In-Circuit Debugger 169 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C Addresses 137 Operating Modes 135 Registers 135 I ² C Module 29 In-Circuit Debugger 169 In-Circuit Emulation 163 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36 MCU Instructions 35
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C Addresses Addresses 137 Operating Modes 135 Registers 135 I ² C Module 12C1 Register Map I2C1 Register Map 29 In-Circuit Debugger 169 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36 MCU Instructions 35 Move and Accumulator Instructions 36
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C Addresses 137 Operating Modes 135 Registers 135 I ² C Module 29 In-Circuit Debugger 169 In-Circuit Emulation 163 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36 MCU Instructions 35
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 37 Operating Modes 135 Registers 135 I ² C Module 12C1 Register Map I2C1 Register Map 29 In-Circuit Debugger 169 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36 MCU Instructions 35 Move and Accumulator Instructions 36
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 4ddresses Addresses 137 Operating Modes 135 Registers 135 I ² C Module 29 In-Circuit Debugger 169 In-Circuit Emulation 163 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36 MCU Instructions 35 Move and Accumulator Instructions 36 Other Instructions 36 Other Instructions 36
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 4ddresses Addresses 137 Operating Modes 135 Registers 135 I ² C Module 29 In-Circuit Debugger 169 In-Circuit Emulation 163 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36 MCU Instructions 35 Move and Accumulator Instructions 36 Other Instructions 36 Other Instructions 36 Instruction Set 0verview Overview 173
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 4ddresses Addresses 137 Operating Modes 135 Registers 135 I ² C Module 29 In-Circuit Debugger 169 In-Circuit Emulation 163 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36 MCU Instructions 35 Move and Accumulator Instructions 36 Other Instructions 36 Other Instructions 36 Instruction Set 0 Overview 173 Summary 171
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C 137 Operating Modes 135 Registers 135 I ² C Module 12C1 Register Map. I2C1 Register Map. 29 In-Circuit Debugger. 169 In-Circuit Emulation 163 In-Circuit Emulation 163 In-Circuit Berial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36 MCU Instructions 35 Move and Accumulator Instructions 36 Instruction Set 0 Overview 173 Summary 171 Instruction-Based Power-Saving Modes 93 Idle 94 Sleep 93
Flexible Configuration 163 I I/O Ports 97 Parallel I/O (PIO) 97 Write/Read Timing 98 I ² C Addresses Addresses 137 Operating Modes 135 Registers 135 I ² C Module 29 In-Circuit Debugger 169 In-Circuit Emulation 163 In-Circuit Serial Programming (ICSP) 163, 169 Input Capture 123 Registers 124 Input Change Notification 98 Instruction Addressing Modes 35 File Register Instructions 35 Fundamental Modes Supported 36 MCU Instructions 35 Move and Accumulator Instructions 36 Other Instructions 36 Other Instructions 36 Instruction Based Power-Saving Modes 93 Idle 94

Internal RC Oscillator	
Use with WDT	167
Internet Address	
Interrupt Control and Status Registers	
IECx	
IFSx	59
INTCON1	59
INTCON2	59
IPCx	59
Interrupt Setup Procedures	81
Initialization	81
Interrupt Disable	81
Interrupt Service Routine	81
Trap Service Routine	
Interrupt Vector Table (IVT)	55
Interrupts Coincident with Power Save Instructions	94

J

JTAG Boundary Scan Interface	163
JTAG Interface	168

Μ

Memory Organization	
Microchip Internet Web Site	7
MPLAB ASM30 Assembler, Linker, Librarian 180	
MPLAB ICD 2 In-Circuit Debugger	1
MPLAB ICE 2000 High-Performance Universal In-Circuit Em	-
ulator	1
MPLAB Integrated Development Environment Software 175	9
MPLAB PM3 Device Programmer18	1
MPLAB REAL ICE In-Circuit Emulator System	1
MPLINK Object Linker/MPLIB Object Librarian	0
Multi-Bit Data Shifter	0

Ν

NVM Module		
Register	Мар	

0

-	
Open-Drain Configuration	
Oscillator Configuration	
Output Compare	
Registers	127
P	
Packaging	
Details	
Marking	217, 218
Peripheral Module Disable (PMD)	
Peripheral Pin Select Module	
Input Register Map	
Output Register Map for PIC24HJ12GP202	
PICSTART Plus Development Programmer	
Pinout I/O Descriptions (table)	
PMD Module	
Register Map	
PORTA	
Register Map	
PORTB	
Register Map for PIC24HJ12GP201	
Register Map for PIC24HJ12GP202	
Power-on Reset (POR)	
Power-Saving Features	
Clock Frequency and Switching	
Program Address Space	
Construction	

Data Access from Program Memory Using Space Visibility	0
Data Access from Program Memory Using Tabl	
tions	
Data Access from, Address Generation	
Memory Map for PIC24HJ12GP201/202	
Table Read Instructions	
TBLRDH	
TBLRDL	
Visibility Operation	40
Program Memory	
Interrupt Vector	
Organization	
Reset Vector	

R

Reader Response	. 238
Registers	400
AD1CHS0 (ADC1 Input Channel 0 Select	
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)	. 157
AD1CON1 (ADC1 Control 1)	
AD1CON2 (ADC1 Control 2)	
AD1CON3 (ADC1 Control 3)	
AD1CSSL (ADC1 Input Scan Select Low)	
AD1PCFGL (ADC1 Port Configuration Low)	
CLKDIV (Clock Divisor)	
CORCON (Core Control)1	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	. 139
ICxCON (Input Capture x Control)	. 124
IEC0 (Interrupt Enable Control 0)	68
IEC1 (Interrupt Enable Control 0)	70
IEC4 (Interrupt Enable Control 0)	71
IFS0 (Interrupt Flag Status 0)	64
IFS1 (Interrupt Flag Status 1)	66
IFS4 (Interrupt Flag Status 4)	67
INTCON1 (Interrupt Control 1)	62
INTCON2 (Interrupt Control 2)	63
INTTREG Interrupt Control and Status Register	80
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	
IPC16 (Interrupt Priority Control 16)	
IPC2 (Interrupt Priority Control 2)	
IPC3 (Interrupt Priority Control 3)	
IPC4 (Interrupt Priority Control 4)	
IPC5 (Interrupt Priority Control 5)	
IPC7 (Interrupt Priority Control 7)	
NVMCON (Flash Memory Control)	
NVMKEY (Nonvolatile Memory Key)	
OCxCON (Output Compare x Control)	. 127
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tuning)	
PLLFBD (PLL Feedback Divisor)	
PMD1 (Peripheral Module Disable Control Register	1)
95	.,
PMD2 (Peripheral Module Disable Control Register	2)
96	
RCON (Reset Control)	
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	
SR (CPU Status)1	
T1CON (Timer1 Control)	
T2CON Control	
T3CON Control	. 121

UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
Reset	
Illegal Opcode	
Trap Conflict	
Uninitialized W Register	47, 53, 54
Reset Sequence	
Resets	

S

Serial Peripheral Interface (SPI)	129
Software Reset Instruction (SWR)	53
Software Simulator (MPLAB SIM)	180
Software Stack Pointer, Frame Pointer	
CALL Stack Frame	35
Special Features of the CPU	163
Special MCU Features	15
SPI Module	
SPI1 Register Map	29
Symbols Used in Opcode Descriptions	172
System Control	
Register Map	34

Т

Temperature and Voltage Specifications	
AC	192
Timer1	115
Timer2/3	117
Timing Characteristics	
CLKO and I/O	195
Timing Diagrams	
10-bit A/D Conversion	215
10-bit A/D Conversion (CHPS = 01, SIMSAM = 0, A	
= 0, SSRC = 000)	
12-bit A/D Conversion (ASAM = 0, SSRC = 000)	214
Brown-out Situations	
External Clock	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	
OC/PWM	
Output Compare (OCx)	
Reset, Watchdog Timer, Oscillator Start-up Time	
Power-up Timer	
SPIx Master Mode (CKE = 0)	201
SPIx Master Mode (CKE = 1)	
SPIx Slave Mode (CKE = 0)	
SPIx Slave Mode (CKE = 1)	
Timer1, 2 and 3 External Clock	198
Timing Requirements	
CLKO and I/O	195
DCI AC-Link Mode	211
DCI Multi-Channel, I ² S Modes	211
External Clock	193
Input Capture	
Timing Specifications	
10-bit A/D Conversion Requirements	216
12-bit A/D Conversion Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Output Compare Requirements	
PLL Clock	
Reset, Watchdog Timer, Oscillator Start-up Timer,	
er-up Timer and Brown-out Reset Requireme	
er-up rimer and brown-out reset requireme	

197

Simple OC/PWM Mode Requirements	201
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	203
SPIx Slave Mode (CKE = 0) Requirements	204
SPIx Slave Mode (CKE = 1) Requirements	206
Timer1 External Clock Requirements	198
Timer2 External Clock Requirements	199

U

UART Module
UART1 Register Map 29
Universal Asynchronous Receiver Transmitter (UART) 143
Using the RCON Status Bits 54
V
Voltage Regulator (On-Chip) 166
w
Watchdog Time-out Reset (WDTR)

watchuog Time-out Reset (wDTR)	
Watchdog Timer (WDT)	163, 167
Programming Considerations	167
WWW Address	237
WWW, On-Line Support	6

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Micro-chip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent			
RE:	Reader Response				
Fron	From: Name				
	Company				
	Address				
	Telephone: ()	FAX: ()			
Appl	ication (optional):				
Wou	ld you like a reply?YN				
Devi	ce: PIC24HJ12GP201/202	Literature Number: DS70282D			
Que	stions:				
1. \	What are the best features of this do	cument?			
-					
-					
2.	How does this document meet your I	nardware and software development needs?			
-					
-					
3.	Do you find the organization of this d	locument easy to follow? If not, why?			
-					
4.	what additions to the document do y	ou think would enhance the structure and subject?			
-					
5. ¹	What deletions from the document of	ould be made without affecting the overall usefulness?			
0.					
-					
6.	Is there any incorrect or misleading i	nformation (what and where)?			
-					
-					
7.	How would you improve this docume	ent?			
-					
-					

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Temperature Ran Package	amily - / Size ((KB)		Examples: a) PIC24HJ12GP202-E/SP: General purpose PIC24H, 12 KB program memory, 28-pin, Extended temp., SPDIP package.
Architecture:	24	=	16-bit Microcontroller	
Flash Memory Family:	HJ	=	Flash program memory, 3.3V	
Product Group:	GP2	=	General purpose family	
Pin Count:	01 02	= =	18-pin 28-pin	
Temperature Range:	I E	= =	-40°C to +85°C (Industrial) -40°C to +125°C (Extended)	
Package:	P SP SO ML SS	= = =	Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide, 300 mil body (SOIC) Plastic Quad, No Lead Package - 6x6 mm body (QFN)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 **China - Shanghai** Tel: 86-21-5407-5533

Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09