# Міскоснір PIC18F2221/2321/4221/4321

# PIC18F2221/2321/4221/4321 Data Sheet Errata

# Clarifications/Corrections to the Data Sheet:

In the Device Data Sheet (DS39689**E**), the following clarifications and corrections should be noted. Any silicon issues related to the PIC18F2221/2321/4221/4321 will be reported in a separate silicon errata. Please check the Microchip web site for any existing issues.

# 1. Module: Pin Diagrams

The pin diagram for the 44-pin TQFP package, on Page 4, has been modified to change the designation for Pins 12, 13, 33 and 34 to "NC", No Connect.

Additionally, the diagram's second note – concerning "Special ICPORT features" – has been removed, such that the diagram appears as shown below.

# **Pin Diagrams (Continued)**



#### 2. Module: PIC18F4221/4321 Pinout I/O **Descriptions Table**

Table 1-3: PIC18F4221/4321 Pinout I/O Descriptions, beginning on Page 16, has been changed to remove Note 3, concerning "Special ICPORT features."

# 3. Module: PIC18F4221/4321 Pinout I/O **Descriptions Table**

Table 1-3: PIC18F4221/4321 Pinout I/O Descriptions, beginning on Page 16, has been changed to remove four rows.

With Data Sheet Clarifications 2 and 3, the table now appears as shown.

Din Nomo	Pi	n Numb	ber	Pin	Buffer	Description			
	PDIP	QFN	TQFP	Туре	Туре	Description			
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.			
VPP RE3				P I	ST	Programming voltage input. Digital input.			
OSC1/CLKI/RA7 OSC1	13	32	30	I	Analog	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode;			
CLKI				I	Analog	analog otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)			
RA7				I/O	TTL	General purpose I/O pin.			
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.			
CLKO				0	—	In RC, EC and INTIO modes, OSC2 pin outputs CLKO which has one-fourth the frequency of OSC1 and denotes the instruction cycle rate			
RA6				I/O	TTL	General purpose I/O pin.			
Legend: TTL = TTL c ST = Schm	ompatik itt Triga	le input er input	with CN	/IOS lev	vels	CMOS = CMOS compatible input or output I = Input P = Power			
$I^2C = ST$ wi	th l <sup>2</sup> C™	or SME	3 levels			O = Output			

= Output

#### **TABLE 1-3:** PIC18F4221/4321 PINOUT I/O DESCRIPTIONS

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

Dia Mara	Pin Number			Pin	Buffer	Description			
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description			
<b>B</b> 4 0/4 M 0						PORTA is a bidirectional I/O port.			
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL Analog	Digital I/O. Analog input 0.			
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL Analog	Digital I/O. Analog input 1.			
RA2/AN2/VREF-/CVREF RA2 AN2 VREF- CVREF	4	21	21	I/O I I O	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output.			
RA3/AN3/VREF+ RA3 AN3 VREF+	5	22	22	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.			
RA4/T0CKI/C1OUT RA4 T0CKI C1OUT	6	23	23	I/O I O	ST ST	Digital I/O. Timer0 external clock input. Comparator 1 output.			
RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT RA6 RA7	7	24	24	I/O I I O	TTL Analog TTL Analog —	Digital I/O. Analog input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin.			
Legend: TTL = TTL c ST = Schm	ompatib itt Triga	le input er input	with CN	/IOS lev	vels	CMOS = CMOS compatible input or output I = Input P = Power			

# TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

 $I^2C = ST$  with  $I^2C^{TM}$  or SMB levels

O = Output

**Note 1:** Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

Din Nome	Pi	Pin Number		Pin	Buffer	Description			
Fin Name	PDIP	QFN	TQFP	Туре	Туре	Description			
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12	33	9	8	I/O I I	TTL ST ST Analog	Digital I/O. External interrupt 0. PWM Fault input for Enhanced CCP1. Analog input 12.			
RB1/INT1/AN10 RB1 INT1 AN10	34	10	9	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 10.			
RB2/INT2/AN8 RB2 INT2 AN8	35	11	10	I/O I I	TTL ST Analog	Digital I/O. External interrupt 2. Analog input 8.			
RB3/AN9/CCP2 RB3 AN9 CCP2 <sup>(2)</sup>	36	12	11	I/O I I/O	TTL Analog ST	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output.			
RB4/KBI0/AN11 RB4 KBI0 AN11	37	14	14	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 11.			
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.			
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.			
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.			
<b>Legend:</b> TTL = TTL c ST = Schm $I^2C$ = ST wi	Legend:TTL = TTL compatible inputCMOS = CMOS compatible input or outputST = Schmitt Trigger input with CMOS levelsI= InputP = Power $I^2C$ = ST with $I^2C^{TM}$ or SMB levelsO= Output								

# TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

Din Nome	Pin Number		Pin Buffer	Description					
Pin Name	PDIP	QFN	TQFP	Туре Туре		Description			
						PORTC is a bidirectional I/O port.			
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	15	34	32	I/O O I	ST — ST	Digital I/O. Timer1 oscillator analog output. Timer1/Timer3 external clock input.			
RC1/T1OSI/CCP2 RC1 T1OSI CCP2 <sup>(1)</sup>	16	35	35	I/O I I/O	ST CMOS ST	Digital I/O. Timer1 oscillator analog input. Capture 2 input/Compare 2 output/PWM 2 output.			
RC2/CCP1/P1A RC2 CCP1 P1A	17	36	36	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. Enhanced CCP1 output.			
RC3/SCK/SCL RC3 SCK	18	37	37	I/O I/O	ST ST	Digital I/O. Synchronous serial clock input/output for			
SCL				I/O	I <sup>2</sup> C	Synchronous serial clock input/output for I <sup>2</sup> C <sup>™</sup> mode.			
RC4/SDI/SDA RC4 SDI SDA	23	42	42	I/O I I/O	ST ST I <sup>2</sup> C	Digital I/O. SPI data in. I <sup>2</sup> C data I/O.			
RC5/SDO RC5 SDO	24	43	43	I/O O	ST —	Digital I/O. SPI data out.			
RC6/TX/CK RC6 TX CK	25	44	44	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).			
RC7/RX/DT RC7 RX DT	26	1	1	I/O I I/O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).			
Legend:TTL = TTL compatible inputCMOS = CMOS compatible input or outputST = Schmitt Trigger input with CMOS levelsI= InputP = Power $I^2C = ST$ with $I^2C^{TM}$ or SMB levelsO= Output									

TABLE 1-3:	PIC18F4221/4321 PINOUT I/O DESCRIPTIONS	(CONTINUED)	1
			,

**Note 1:** Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

# PIC18F2221/2321/4221/4321

Din Nome	Pin Number		Pin	Buffer	Description				
	PDIP	QFN	TQFP	Туре Туре		Description			
						PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when the PSP module is enabled.			
RD0/PSP0 RD0 PSP0	19	38	38	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD1/PSP1 RD1 PSP1	20	39	39	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD2/PSP2 RD2 PSP2	21	40	40	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD3/PSP3 RD3 PSP3	22	41	41	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD4/PSP4 RD4 PSP4	27	2	2	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.			
RD5/PSP5/P1B RD5 PSP5 P1B	28	3	3	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.			
RD6/PSP6/P1C RD6 PSP6 P1C	29	4	4	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.			
RD7/PSP7/P1D RD7 PSP7 P1D	30	5	5	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. Enhanced CCP1 output.			
Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels $I^2C = ST$ with $I^2C^{TM}$ or SMB levels CMOS = CMOS compatible input or output I = Input P = Power O = Output									

# TABLE 1-3: PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINUED)

**Note 1:** Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

Bin Nama	Pi	n Numt	per	Pin	Buffer	Description		
	PDIP	QFN	TQFP	Туре	Туре	Description		
						PORTE is a bidirectional I/O port.		
RE0/RD/AN5	8	25	25					
RE0				I/O	ST	Digital I/O.		
RD				I	TTL	Read control for Parallel Slave Port		
						(see also WR and CS pins).		
AN5				I	Analog	Analog input 5.		
RE1/WR/AN6	9	26	26					
RE1				I/O	ST	Digital I/O.		
WR				I	TTL	Write control for Parallel Slave Port		
4110					A	(see CS and RD pins).		
ANO				I	Analog	Analog Input 6.		
RE2/CS/AN7	10	27	27					
RE2				I/O	ST	Digital I/O.		
CS				I	TTL	Chip Select control for Parallel Slave Port		
					Analog	(see related RD and WR).		
				1	Analog			
RE3	—		—	—	—	See MCLR/VPP/RE3 pin.		
Vss	12, 31	6, 30, 31	6, 29	Р	—	Ground reference for logic and I/O pins.		
Vdd	11, 32	7, 8,	7, 28	Р		Positive supply for logic and I/O pins.		
		28, 29						
NC	_	13	12, 13,	_	_	No Connect.		
			33, 34					
Legend: TTL = TTL c	ompatib	le input				CMOS = CMOS compatible input or output		
ST = Schm	itt Trigg	er input	with CN	IOS lev	/els	I = Input P = Power		
I <sup>2</sup> C = ST wi	th l <sup>2</sup> C™	or SME	3 levels		O = Output			

TABLE 1-3:	PIC18F4221/4321 PINOUT I/O DESCRIPTIONS (CONTINU	ED)
IADEE I-V.		LU,

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

#### 4. Module: Configuration Bits and Device IDs

Table 23-1: Configuration Bits and Device IDs, on Page 253, has been changed to designate Bit 3 of CONFIG4L as unimplemented.

The table is changed as shown.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN	_	_	FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002h	CONFIG2L	—	—	—	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H	_	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300005h	CONFIG3H	MCLRE	_	—	-	—	LPT1OSC	PBADEN	CCP2MX	1011
300006h	CONFIG4L	DEBUG	XINST	BBSIZ1	BBSIZ0	—	LVP	—	STVREN	1000 -1-1
300008h	CONFIG5L	—	—	—	—	—	—	CP1	CP0	11
300009h	CONFIG5H	CPD	CPB	—	—	—	—	_	_	11
30000Ah	CONFIG6L	_	—	—	_	_	_	WRT1	WRT0	11
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_		—	111
30000Ch	CONFIG7L	_	—	—	_	_	_	EBTR1	EBTR0	11
30000Dh	CONFIG7H	_	EBTRB	—	_	_	_		_	-1
3FFFFEh	DEVID1 <sup>(1)</sup>	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx(2)
3FFFFFh	DEVID2 <sup>(1)</sup>	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1100

**Legend:** x = unknown, u = unchanged, - = unimplemented, q = value depends on condition.

Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18F2221/4221 devices; maintain these bits set.

2: See Register 23-14 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

#### 5. Module: CONFIG4L Register

Register 23-5: CONFIG4L: Configuration Register 4 Low (Byte Address 300006h), on Page 258, has been changed to designate Bit 3 of CONFIG4L as unimplemented.

The register is changed as shown.

# REGISTER 23-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	R/P-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
DEBUG	XINST	BBSIZ1	BBSIZ0	_	LVP	—	STVREN
bit 7							bit 0

#### bit 7 **DEBUG:** Background Debugger Enable bit

1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins 0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug

#### bit 6 XINST: Extended Instruction Set Enable bit

1 = Instruction set extension and Indexed Addressing mode enabled

0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)

#### bit 5-4 BBSIZ1:BBSIZ0: Boot Block Size Select bits

PIC18F4221/4321 Devices:

- lx = 1024 Words
- 01 = 512 Words
- 00 = 256 Words

PIC18F2221/2321 Devices:

- 1x = 512 Words
- x1 = 512 Words
- 00 = 256 Words
- bit 3 Unimplemented: Read as '0'
- bit 2 LVP: Single-Supply ICSP™ Enable bit
  - 1 = Single-Supply ICSP enabled
  - 0 = Single-Supply ICSP disabled
- bit 1 Unimplemented: Read as '0'
- bit 0 STVREN: Stack Full/Underflow Reset Enable bit
  - 1 = Stack full/underflow will cause Reset
  - 0 = Stack full/underflow will not cause Reset

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

#### 6. Module: "Special ICPORT Features" Section

Section 23.9 "Special ICPORT Features (44-Pin TQFP Packages Only)" has been removed. That section includes Table 23-5: Equivalent Pins for Legacy and Dedicated ICD/ICSP™ Ports, Section 23.9.1 "Dedicated ICD/ICSP Port" and Section 23.9.2 "28-Pin Emulation" on Pages 271 and 272.

## 7. Module: Index Deletions

Because of the content deleted by Data Sheet Clarifications 1 through 6, the following items are removed from the index:

- ICCK
- ICDT
- ICPORTS
- ICVPP
- ICRST
- Special ICPORT Features

## 8. Module: Product Identification System

The "PIC18F2221/2321/4221/4321 Product Identification System" illustration, on Page 393, is changed to correct the following inaccuracies:

- Tape and reel delivery is available for TQFP, SOIC, SSOP and QFN packages — not only for TQFP packages, as stated
- The part number code for QFN packages is "ML" — not "MM," as stated.

The illustration is changed, as shown, with bold text indicating the corrected information.

PART NO.	<u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) PIC18F4321-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.</li> <li>b) PIC18LF2321-I/SO = Industrial temp., SOIC</li> </ul>
Device	PIC18F2221/2321 <sup>(1)</sup> , PIC18F4221/4321 <sup>(1)</sup> , PIC18F2221/2321T <sup>(2)</sup> , PIC18F4221/4321T <sup>(2)</sup> ; VDD range 4.2V to 5.5V PIC18LF2221/2321 <sup>(1)</sup> , PIC18LF4221/4321 <sup>(1)</sup> , PIC18LF2221/2321T <sup>(2)</sup> , PIC18LF4221/4321T <sup>(2)</sup> ; VDD range 2.0V to 5.5V	<ul> <li>package, Extended VDD limits.</li> <li>c) PIC18LF4321-I/P = Industrial temp., PDIP package, normal VDD limits.</li> </ul>
Temperature Range	$ \begin{array}{rcl} I & = & -40^{\circ}\text{C to } +85^{\circ}\text{C} & (\text{Industrial}) \\ I & = & -40^{\circ}\text{C to } +125^{\circ}\text{C} & (\text{Extended}) \end{array} $	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SS = SSOP SP = Skinny Plastic DIP P = PDIP ML = QFN	Note 1:F=Standard Voltage RangeLF=Wide Voltage Range2:T=In tape and reel for TQFP, SOIC, SSOP and QFN packages.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	

# 9. Module: EUSART

The descriptions of the RXDTP and TXCKP bits (BAUDCON<5:4>) are being revised as shown below (changes in **bold**).

In this document's Revision E change, the Synchronous mode content was removed from the bit 5 (RXDTP) description.

## REGISTER 18-3: BAUDCON: BAUD RATE CONTROL REGISTER (EXCERPT)

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	RXDTP	ТХСКР	BRG16	—	WUE	ABDEN
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 5	RXDTP: Data/Receive Polarity Select bit (Asynchronous mode only)
	<u>Asynchronous mode:</u> 1 = Receive data (RX) is inverted (active-low)
	0 = Receive data (RX) is not inverted (active-high)
bit 4	TXCKP: Clock and Data Polarity Select bit
	<u>Asynchronous mode:</u> 1 = Idle state for transmit (TX) is a low level 0 = Idle state for transmit (TX) is a high level
	<u>Synchronous mode:</u> 1 = Idle state for clock (CK) is a high level 0 = Idle state for clock (CK) is a low level

#### 10. Module: Packaging Information

The 28-Lead Plastic Quad Flat, No Lead Package (MM) illustration, on page 371, is replaced by the one shown.

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		MILLIMETERS	3		
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N	28				
Pitch	е	0.65 BSC				
Overall Height	А	0.80	0.90	1.00		
Standoff	A1	0.00 0.02 0.05				
Contact Thickness	A3	0.20 REF				
Overall Width	E		6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.20		
Overall Length	D		6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.20		
Contact Width	b	0.23 0.30 0.35				
Contact Length	L	0.50 0.55 0.70				
Contact-to-Exposed Pad	К	0.20	_	_		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

ARARAR

LARRAR H

## 11. Module: Electrical Characteristics

The Supply Voltage, Power-Down and Supply Current, and High/Low-Voltage Detect Characteristics tables are updated as shown. The three tables are reprinted in their entirety, with the updated values indicated by bold text.

# 26.1 DC Characteristics: Supply Voltage PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

PIC18LF2 (Indus	2221/2321/ strial)	4221/4321	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC18F2221/2321/4221/4321 (Industrial, Extended)		Standard Operating Condi Operating temperature				ions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended		
Param No. Symbol Characteristic			Min	Тур	Max	Units	Conditions	
D001	Vdd	Supply Voltage						
		PIC18LF2X21/4X21	2.0		5.5	V	HS, XT, RC and LP Oscillator mode	
		PIC18FXXXX	4.2	_	5.5	V		
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	—	—	V		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	—	0.7	V	See section on Power-on Reset for details	
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See section on Power-on Reset for details	
	VBOR	Brown-out Reset Voltag	е					
D005		PIC18LF2X21/4X21						
		BORV1:BORV0 = 11	2.00	2.11	2.22	V		
BORV1:BORV0 = 10		2.65	2.79	2.93	V			
D005		All devices						
		BORV1:BORV0 = 01(2)	4.11	4.33	4.55	V		
		BORV1:BORV0 = 00	4.36	4.59	4.82	V		

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: With BOR enabled, full-speed operation (Fosc = 40 MHz) is supported until a BOR occurs. This is valid although VDD may be below the minimum voltage for this frequency.

26.2

# DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

PIC18LF2 (Indust	<b>221/2321/4221/4321</b> rial)	ated) ustrial							
PIC18F22: (Indust	21/2321/4221/4321 rial, Extended)	<b>Standa</b> Operat	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Device	Тур	Max	Units	Conditi	ons			
	Power-Down Current (IPD)	(1)							
	PIC18LF2X21/4X21	0.5	0.7	μΑ	-40°C				
		0.5	0.7	μA	+25°C	VDD = 2.0V ( <b>Sleen</b> mode)			
		0.5	1.7	μA	+85°C	( <b>Gleep</b> mode)			
	PIC18LF2X21/4X21	0.6	0.9	μA	-40°C				
		0.6	0.9	μA	+25°C	VDD = 3.0V ( <b>Sleen</b> mode)			
		0.6	1.9	μA	+85°C (Sleep mode)				
	All devices	0.9	2.0	μA	-40°C				
		0.9	2.0	μA	+25°C	Vdd = 5.0V			
	0.9	6.5	μΑ	+85°C	( <b>Sleep</b> mode)				
	Extended devices only	7.5	70	μA	+125°C				

**Legend:** Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;
- MCLR = VDD; WDT enabled/disabled as specified.
- Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = 0.

# 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indus	2221/2321/4221/4321 trial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F22 (Indus	2 <b>1/2321/4221/4321</b> trial, Extended)	<b>Standa</b> Operat	ard Ope ing tem	perating (	$\begin{array}{llllllllllllllllllllllllllllllllllll$	ess otherwise states $x \le +85^{\circ}$ C for indust $x \le +125^{\circ}$ C for external for ex	<b>ted)</b> strial ended		
Param No.	Device	Тур	Max	Units		Conditio	ns		
	Supply Current (IDD) <sup>(2)</sup>								
	PIC18LF2X21/4X21	13	19	μΑ	-40°C				
		13	19	μA	+25°C	VDD = 2.0V			
		13	17	μA	+85°C				
	PIC18LF2X21/4X21	41	45	μA	-40°C		Fosc = 31 kHz ( <b>RC_RUN</b> mode, INTRC source)		
		34	38	μA	+25°C	VDD = 3.0V			
		27	30	μA	+85°C				
	All devices	104	115	μA	-40°C				
		86	95	μA	+25°C				
		67	75	μA	+85°C	VDD = 5.0V			
	Extended devices only	68	100	μA	+125°C				
	PIC18LF2X21/4X21	0.31	0.35	mA	-40°C				
		0.31	0.35	mA	+25°C	VDD = 2.0V			
		0.31	0.35	mA	+85°C				
	PIC18LF2X21/4X21	0.55	0.60	mA	-40°C				
		0.51	0.60	mA	+25°C	VDD = 3.0V	FOSC = 1 MHz		
		0.47	0.60	mA	+85°C	IN7	INTOSC source)		
	All devices	1.0	1.3	mA	-40°C				
		0.94	1.3	mA	+25°C				
		0.88	1.2	mA	+85°C	טטע = 5.00			
	Extended devices only	0.88	1.2	mA	+125°C	]			

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2

# DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indust	<b>221/2321/4221/4321</b> rial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F22 (Indust	21/2321/4221/4321 trial, Extended)	<b>Standa</b> Operati	ing tem	rating ( perature	Conditions (unle e -40°C ≤ TA -40°C ≤ TA	ess otherwise states $x \le +85^{\circ}$ C for indust $x \le +125^{\circ}$ C for external	<b>ted)</b> strial ended		
Param No.	Device	Тур	Max	Units		Conditio	ns		
	Supply Current (IDD) <sup>(2)</sup>								
	PIC18LF2X21/4X21	0.69	0.9	mA	-40°C				
		0.70	0.9	mA	+25°C	VDD = 2.0V			
		0.71	0.9	mA	+85°C				
	PIC18LF2X21/4X21	1.17	1.45	mA	-40°C		Fosc = 4 MHz ( <b>RC_RUN</b> mode, INTOSC source)		
		1.15	1.45	mA	+25°C	VDD = 3.0V			
		1.14	1.45	mA	+85°C				
	All devices	2.24	2.9	mA	-40°C				
		2.20	2.9	mA	+25°C	Vpp = 5.0V			
		2.16	2.8	mA	+85°C	100 = 0.01			
	Extended devices only	2.18	2.8	mA	+125°C				
	PIC18LF2X21/4X21	3	5	μA	-40°C				
		3	5	μA	+25°C	VDD = 2.0V			
		3	5.6	μA	+85°C				
	PIC18LF2X21/4X21	4	7	μA	-40°C				
		5	7	μA	+25°C	VDD = 3.0V	( <b>BC IDI E</b> mode		
		5	10	μΑ	+85°C		INTRC source)		
	All devices	10	12	μΑ	-40°C		,		
		10	12	μΑ	+25°C	$V_{DD} = 5.0V$			
		10	16	μΑ	+85°C	VDD = 3.0V			
	Extended devices only	17	50	μA	+125°C				

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

# 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2221/2321/4221/4321 (Industrial)Standard Operating Conditions (unless otherwise state Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							<b>ted)</b> strial		
PIC18F22 (Indus	221/2321/4221/4321 strial, Extended)	<b>Standa</b> Operat	ing tem	perating (	$\begin{array}{llllllllllllllllllllllllllllllllllll$	ess otherwise states $4 \le +85^{\circ}$ C for indus $4 \le +125^{\circ}$ C for external for ext	<b>ted)</b> strial ended		
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) <sup>(2)</sup>								
	PIC18LF2X21/4X21	160	230	μΑ	-40°C				
		170	230	μA	+25°C	VDD = 2.0V			
		170	230	μA	+85°C				
	PIC18LF2X21/4X21	220	330	μA	-40°C		Fosc = 1 MHz ( <b>RC_IDLE</b> mode, INTOSC source)		
		240	330	μA	+25°C	VDD = 3.0V			
		250	330	μA	+85°C				
	All devices	410	500	μA	-40°C				
		420	500	μA	+25°C				
		430	500	μA	+85°C	VDD = 5.0V			
	Extended devices only	450	500	μA	+125°C				
	PIC18LF2X21/4X21	310	440	μA	-40°C				
		330	440	μA	+25°C	VDD = 2.0V			
		340	440	μA	+85°C				
	PIC18LF2X21/4X21	480	750	μA	-40°C				
		500	750	μA	+25°C	VDD = 3.0V (RC_IDLE r INTOSC so	FOSC = 4 MHz		
		520	750	μΑ	+85°C		INTOSC source)		
	All devices	0.91	1.3	mA	-40°C				
		0.93	1.3	mA	+25°C				
		0.96	1.3	mA	+85°C	עט = 5.00			
	Extended devices only	0.98	1.3	mA	+125°C	]			

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

<u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2

# DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indust	<b>221/2321/4221/4321</b> trial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F22 (Indust	21/2321/4221/4321 trial, Extended)	<b>Standa</b> Operat	ing tem	<b>rating (</b> perature	$\begin{array}{l} \text{Conditions (unletermine)}\\ -40^\circ\text{C} \leq \text{TA}\\ -40^\circ\text{C} \leq \text{TA} \end{array}$	ess otherwise states $A \le +85^{\circ}C$ for indus $A \le +125^{\circ}C$ for external for external for external for the states of the stat	<b>ted)</b> strial ended		
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) <sup>(2)</sup>								
	PIC18LF2X21/4X21	0.22	0.35	mA	-40°C				
		0.22	0.35	mA	+25°C	VDD = 2.0V			
		0.21	0.3	mA	+85°C				
	PIC18LF2X21/4X21	0.51	0.55	mA	-40°C				
		0.45	0.50	mA	+25°C	VDD = 3.0V	FOSC = 1 MHZ		
		0.39	0.45	mA	+85°C		EC oscillator)		
	All devices	1.14	1.15	mA	-40°C				
		0.99	1.1	mA	+25°C				
		0.83	1.1	mA	+85°C	VDD = 5.0V			
	Extended devices only	0.80	1.1	mA	+125°C				
	PIC18LF2X21/4X21	610	870	μA	-40°C				
		610	870	μA	+25°C	VDD = 2.0V			
		610	870	μA	+85°C				
	PIC18LF2X21/4X21	1.16	1.83	mA	-40°C				
		1.10	1.83	mA	+25°C	VDD = 3.0V			
		1.07	1.83	mA	+85°C		EC oscillator)		
	All devices	2.35	2.85	mA	-40°C	_	,		
		2.24	2.85	mA	+25°C	Vpp = 5.0V			
		2.14	2.85	mA	+85°C	100 - 0.01			
	Extended devices only	2.14	2.85	mA	+125°C				
	Extended devices only	9	15	mA	+125°C	VDD = 4.2V	Fosc = 25 MHz		
		12	20	mA	+125°C	VDD = 5.0V	( <b>PRI_RUN</b> , EC oscillator)		
	All devices	16	19	mA	-40°C				
		14	19	mA	+25°C	VDD = 4.2V			
		14	19	mA	+85°C		FOSC = 40 MHZ		
	All devices	17	22.7	mA	-40°C		EC oscillator)		
		17	22.7	mA	+25°C	VDD = 5.0V	<b>_ c c c c c c c c c c</b>		
		17	22.7	mA	+85°C	1			

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = 0.

# 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indus	221/2321/4221/4321 trial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F22 (Indus	<b>Standa</b> Operat	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Device	Тур	ns						
	Supply Current (IDD) <sup>(2)</sup>								
	All devices	7	10	mA	-40°C				
		6	10	mA	+25°C	$\sqrt{DD} = 4.2$	Fosc = 4 MHz, 16 MHz internal ( <b>PRI_RUN HS+PLL</b> )		
		6	10	mA	+85°C	VDD = 4.2V			
	Extended devices only	6	10	mA	+125°C		()		
	All devices	10	12	mA	-40°C				
		9	12	mA	+25°C		FOSC = 4 MHZ, 16 MHz internal		
		9	12	mA	+85°C	VDD = 3.0V	(PRI RUN HS+PLL)		
	Extended devices only	9	12	mA	+125°C		()		
	All devices	17	19	mA	-40°C		Fosc = 10 MHz,		
		15	19	mA	+25°C	VDD = 4.2V	40 MHz internal		
		15	19	mA	+85°C	(PRI_RUN HS+PLL)			
All devices		18	23	mA	-40°C		Fosc = 10 MHz,		
		18	23	mA	+25°C	VDD = 5.0V	40 MHz internal		
		18	23	mA	+85°C		(PRI_RUN HS+PLL)		

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

- MCLR = VDD; WDT enabled/disabled as specified.
- Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = 0.

26.2

# DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF22 (Indust	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC18F222 (Indust	21/2321/4221/4321 rial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD) <sup>(2)</sup>										
	PIC18LF2X21/4X21	51	75	μA	-40°C						
		54	75	μA	+25°C	VDD = 2.0V					
		60	75	μA	+85°C						
	PIC18LF2X21/4X21	83	123	μA	-40°C						
		88	123	μA	+25°C	VDD = 3.0V	Fosc = 1 MHz ( <b>PRI_IDLE</b> mode, EC oscillator)				
		93	123	μA	+85°C						
	All devices	180	260	μA	-40°C						
		180	260	μA	+25°C						
		180	260	μA	+85°C	VDD = 3.0V					
	Extended devices only	190	260	μA	+125°C						
	PIC18LF2X21/4X21	210	290	μA	-40°C						
		220	290	μA	+25°C	VDD = 2.0V					
		230	290	μA	+85°C						
	PIC18LF2X21/4X21	350	480	μA	-40°C						
		360	480	μA	+25°C	VDD = 3.0V	FOSC = 4 MHz				
		370	480	μA	+85°C		EC oscillator)				
	All devices	0.69	1	mA	-40°C						
		0.70	1	mA	+25°C						
		0.72	1	mA	+85°C	VDD = 5.0V					
	Extended devices only	0.74	1	mA	+125°C						
	Extended devices only	3.7	4.0	mA	+125°C	VDD = 4.2V	Fosc = 25 MHz				
		4.6	5.0	mA	+125°C	VDD = 5.0V	( <b>PRI_IDLE</b> mode, EC oscillator)				
	All devices	6.0	7.3	mA	-40°C						
		6.2	7.3	mA	+25°C	VDD = 4.2V					
		6.6	7.3	mA	+85°C		Fosc = 40 MHz				
	All devices	6.8	9.2	mA	-40°C		EC oscillator)				
		7.0	9.2	mA	+25°C	VDD = 5.0V					
		7.1	9.2	mA	+85°C	]					

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = 0.

# 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indust	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC18F22 (Indust	$\begin{array}{llllllllllllllllllllllllllllllllllll$										
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD) <sup>(2)</sup>										
	PIC18LF2X21/4X21	12	19	μΑ	-40°C <sup>(5)</sup>						
		I	19	μΑ	-10°C						
		13	19	μΑ	+25°C	VDD = 2.0V	Fosc = 32 kHz <sup>(3)</sup> ( <b>SEC_RUN</b> mode, Timer1 as clock) <sup>(3)</sup>				
		13	19	μΑ	+85°C						
	PIC18LF2X21/4X21	40	45	μΑ	-40°C <sup>(5)</sup>						
		_	45	μΑ	-10°C	V00 = 3.0V					
		33	45	μΑ	+25°C	100 = 0.01					
		27	45	μA	+85°C						
	All devices	101	115	μA	-40°C <sup>(5)</sup>						
		—	110	μA	-10°C	$V_{DD} = 5.0V$					
		83	110	μA	+25°C						
		65	88	μA	+85°C						
	PIC18LF2X21/4X21	2.5	5	μA	-40°C(5)	-					
		—	5	μA	-10°C	VDD = 2.0V					
		3.0	5	μA	+25°C	_					
		3.5	8	μA	+85°C						
	PIC18LF2X21/4X21	3.9	7	μA	-40°C(3)	-	$F_{OSC} = 32  \text{kHz}^{(3)}$				
			7	μA	-10°C	VDD = 3.0V	(SEC_IDLE mode,				
		4.5	7	μA	+25°C	4	Timer1 as clock) <sup>(3)</sup>				
		5.2	10.7	μA	+85°C						
	All devices	7.5	10	μA	-40°C(9)	4					
		—	10	μA	-10°C	VDD = 5.0V					
		8.0	10	μΑ	+25°C	4					
		8.6	15	μA	+85°C						

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

 $\overline{\text{MCLR}}$  = VDD; WDT enabled/disabled as specified.

**3:** Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

26.2

# DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18F2221/2321/4221/4321 (Industrial, Extended)		$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$								
Param No.	Device	Тур	Max	Units	Conditions					
	Module Differential Currer	nts (∆lw	<b>от,</b> ∆ <b>Ів</b> о	dr, ∆Ilv	D, $\triangle$ IOSCB, $\triangle$ IAD)					
D022	Watchdog Timer	1.6	2.5	μΑ	-40°C					
(∆lwdt)		1.6	2.5	μΑ	+25°C	VDD = 2.0V				
		1.5	2.5	μA	+85°C					
		2.3	3.5	μΑ	-40°C					
		2.2	3.5	μΑ	+25°C	VDD = 3.0V				
		2.1	3	μΑ	+85°C					
		3.4	7.4	μA	-40°C					
		3.9	7.4	μΑ	+25°C	Vpp = 5.0V				
		4.4	7.4	μA	+85°C	VDD = 0.0V				
		4.5	7.4	μA	+125°C					
D022A	Brown-out Reset <sup>(4)</sup>	34	45	μΑ	-40°C to +85°C	VDD = 3.0V				
$(\Delta IBOR)$		40	62.6	μA	-40°C to +85°C	Vpp – 5 0V				
		42	62.6	μA	-40°C to +125°C	VDD = 0.0V				
		0	2	μA	-40°C to +85°C	VDD = 3.0V	SLEEP Mode			
		0	5	μA	-40°C to +125°C	Vdd = 5.0V	BOREN1:BOREN0 = 10			
D022B	High/Low-Voltage	23	35	μA	-40°C to +85°C	VDD = 2.0V				
(∆ILVD)	Detect <sup>(4)</sup>	23	35	μΑ	-40°C to +85°C	VDD = 3.0V				
		28	35	μA	-40°C to +85°C					
		30	40	μΑ	-40°C to +125°C	vuu = 3.0V				

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

# 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial) (Continued)

PIC18LF2 (Indust	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
PIC18F22: (Indust	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param No.	Device	Тур	Max	Units	Conditions					
D025	Timer1 Oscillator	2.1	4.5	μΑ	-40°C <sup>(5)</sup>					
(∆loscb)			4.5	μΑ	-10°C	VDD = 2.0V	32 kHz Tuning Fork Crystal on Timer1 Oscillator <sup>(3)</sup>			
		1.8	4.5	μΑ	+25°C					
		2.1	4.5	μΑ	+85°C					
		2.2	6.0	μΑ	-40°C <sup>(5)</sup>					
			6	μΑ	-10°C	VD – 3 0V				
		2.6	6.0	μΑ	+25°C	VDD - 3.0V				
		2.9	6.0	μΑ	+85°C					
		3.0	8.0	μΑ	-40°C <sup>(5)</sup>					
			8	μΑ	-10°C	VD - 5 0V				
		3.2	8.0	μΑ	+25°C	VDD - 3.0V				
		3.4	8.0	μΑ	+85°C					
D026	A/D Converter	1.0	2.0	μΑ	-40°C to +85°C	VDD = 2.0V				
(∆IAD)		1.0	2.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on, not converting			
		1.0	2.0	μΑ	-40°C to +85°C	VD – 5 0V				
		2.0	8.0	μA	-40°C to +125°C	v UU = 5.0V				

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS;

MCLR = VDD; WDT enabled/disabled as specified.

- 3: Low-power, Timer1 oscillator is selected unless otherwise indicated, where LPT1OSC (CONFIG3H<2>) = 1.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
- 5: When operation below -10°C is expected, use T1OSC high-power mode where LPT1OSC (CONFIG3H<2>) = 0.

# TABLE 26-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated) Operating temperature  $-40^{\circ}C \le TA \le +85^{\circ}C$  for industrial

Operatin	Operating temperature $-40^{\circ}$ $C \le 1A \le +85^{\circ}$ C for industrial																														
Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions																							
D420		HLVD Voltage on VDD	LVV = 0000	2.06	2.17	2.28	V																								
		Transition High to Low	LVV = 0001	2.12	2.23	2.34	V																								
			LVV = 0010	2.24	2.36	2.48	V																								
																		LVV = 0011	2.32	2.44	2.56	V									
			LVV = 0100	2.47	2.60	2.73	V																								
																										LVV = 0101	2.65	2.79	2.93	V	
			LVV = 0110	2.74	2.89	3.04	V																								
			LVV = 0111	2.96	3.12	3.28	V																								
			LVV = 1000	3.22	3.39	3.56	V																								
			LVV = 1001	3.37	3.55	3.73	V																								
			LVV = 1010	3.52	3.71	3.90	V																								
			LVV = 1011	3.70	3.90	4.10	V																								
			LVV = 1100	3.90	4.11	4.32	V																								
			LVV = 1101	4.11	4.33	4.55	V																								
			LVV = 1110	4.36	4.59	4.82	V																								
			LVV = 1111	1.10	1.20	1.30	V	HLVDIN input/internal reference voltage																							

# 12. Module: Electrical Characteristics (I/O Port Leakage Current)

The new values change the first page of **Section 26.3 "DC Characteristics"** as shown. (New values are indicated by bold text.)

The maximum values of the following parameters for input leakage current are changed:

- D060 I/O Ports
- D061 MCLR, RA4
- D063 OSC1

# 26.3 DC Characteristics: PIC18F2221/2321/4221/4321 (Industrial) PIC18LF2221/2321/4221/4321 (Industrial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial					
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions		
	lı∟	Input Leakage Current <sup>(2,3)</sup>						
D060		I/O ports	_	± <b>200</b>	nA	VDD< 5.5V, VSS ≤ VPIN ≤ VDD, Pin at high-impedance		
			_	±50	nA	VDD< 3V, Vss ≤ VPIN ≤ VDD, Pin at high-impedance		
D061		MCLR	_	±1	μA	$Vss \leq VPIN \leq VDD$		
D063		OSC1	—	±1	μΑ	$Vss \leq V \text{PIN} \leq V \text{DD}$		

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC<sup>®</sup> device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

#### 13. Module: Peripheral Highlights

Under the **"Peripheral Highlights"** section on page 1, Enhanced Addressable USART module, the first bullet should be changed to:

- Supports RS-485, RS-232 and LIN/J2602

# 14. Module: A/D Converter Characteristics

Table 26-24: A/D Converter Characteristics, on page 363, has been changed to update the offset error. The table has been reprinted with the updated values shown in bold text.

Daram							
No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution			10	bit	$\Delta \text{VREF} \geq 3.0 \text{V}$
A03	EIL	Integral Linearity Error	—		<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A04	Edl	Differential Linearity Error	—	—	<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A06	EOFF	Offset Error	—	_	< <u>+</u> 2	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A07	Egn	Gain Error	—	_	<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$
A10	—	Monotonicity	G	uarantee	d <sup>(1)</sup>		$VSS \le VAIN \le VREF$
A20	$\Delta VREF$	Reference Voltage Range	1.8	_	—	V	VDD < 3.0V
		(Vrefh – Vrefl)	3		—	V	$VDD \ge 3.0V$
A21	Vrefh	Reference Voltage High	—		VDD + 3.0V	V	
A22	Vrefl	Reference Voltage Low	Vss - 0.3V		—	V	
A25	VAIN	Analog Input Voltage	Vrefl	_	Vrefh	V	
A30	ZAIN	Recommended Impedance of	—	_	2.5	kΩ	
		Analog Voltage Source					
A50	IREF	VREF Input Current <sup>(2)</sup>	—	_	5	μΑ	During VAIN acquisition.
			—	—	150	μA	During A/D conversion
							cycle.

# TABLE 26-24:A/D CONVERTER CHARACTERISTICS:PIC18F2221/2321/4221/4321 (INDUSTRIAL)PIC18LF2221/2321/4221/4321 (INDUSTRIAL)

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.

# **REVISION HISTORY**

#### Rev A Document (3/2007)

Original version of this document. Includes Data Sheet Clarifications 1 through 7, removing all ICPORT references from the data sheet.

<u>Rev B Document (4/2007)</u>

Added Data Sheet Clarification 8 (Product Identification System).

<u>Rev C Document (5/2007)</u> Added Data Sheet Clarification 9 (EUSART).

#### Rev D Document (7/2007)

Added Data Sheet Clarification 10 (Packaging Information).

Rev E Document (11/2007)

Modified Data Sheet Clarification 9 (EUSART) and added Data Sheet Clarification 11 (Electrical Characteristics).

Rev F Document (1/2008)

Added Data Sheet Clarification 12 (Electrical Characteristics, I/O Port Leakage Current).

#### Rev G Document (5/2008)

Modified Data Sheet Clarifications 11 (Electrical Characteristics) and 12 (Electrical Characteristics, I/O Port Leakage Current). Added Data Sheet Clarifications 13 (Peripheral Highlights) and 14 (A/D Converter Characteristics).

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

## ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 **China - Shanghai** Tel: 86-21-5407-5533

Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

# ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820