



# PIC18F46J11 FAMILY

## PIC18F46J11 Family Silicon Errata and Data Sheet Clarification

The PIC18F46J11 family devices that you have received conform functionally to the current Device Data Sheet (DS39932C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).

The errata described in this document will be addressed in future revisions of the PIC18F46J11 family silicon.

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (Rev. A4).

Data Sheet clarifications and corrections start on page 8, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site ([www.microchip.com](http://www.microchip.com)).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 2 or PICKIT™ 3:

1. Using the appropriate interface, connect the device to the MPLAB ICD 2 programmer/debugger or PICKIT™ 3.
2. From the main menu in MPLAB IDE, select *Configure>Select Device*, and then select the target part number in the dialog box.
3. Select the MPLAB hardware tool (*Debugger>Select Tool*).
4. Perform a "Connect" operation to the device (*Debugger>Connect*). Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVID:REVID values for the various PIC18F46J11 family silicon revisions are shown in [Table 1](#).

**TABLE 1: SILICON DEVREV VALUES**

Part Number	Device ID <sup>(1)</sup>	Revision ID for Silicon Revision <sup>(2)</sup>		
		A2	A4	
PIC18F24J11	26Ch	2h	4h	
PIC18F25J11	26Dh			
PIC18F26J11	26Eh			
PIC18F44J11	26Fh			
PIC18F45J11	270h			
PIC18F46J11	271h			
PIC18LF24J11	272h			
PIC18LF25J11	273h			
PIC18LF26J11	274h			
PIC18LF44J11	275h			
PIC18LF45J11	276h			
PIC18LF46J11	277h			

- Note 1:** The Device IDs (DEVID and REVID) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format, "DEVID:REVID".
- 2:** Refer to the "PIC18F2XJXX/4XJXX Family Flash Microcontroller Programming Specification" (DS39687) for detailed information on Device and Revision IDs for your specific device.

# PIC18F46J11 FAMILY

**TABLE 2: SILICON ISSUE SUMMARY**

Module	Feature	Item Number	Issue Summary	Affected Revisions <sup>(1)</sup>		
				A2	A4	
MSSP	I <sup>2</sup> C™ Mode	1.	If a Stop condition occurs in the middle of an address or data reception, there will be issues with the SCL clock stream and RCEN bit.	X	X	
MSSP	I <sup>2</sup> C Slave Reception	2.	In I <sup>2</sup> C slave reception, the module may have problems receiving correct data.	X	X	
EUSART	Enable/Disable	3.	If interrupts are enabled, disabling and re-enabling the module requires a 2 T <sub>CY</sub> delay.	X	X	
A/D	Fosc/2 Clock	4.	Fosc/2 A/D Conversion mode may not meet linearity error limits.	X	X	
PMP	PSP/PMP	5.	The data bus may not work correctly.	X		
Low Power	Deep Sleep	6.	Wake-up events that occur during Deep Sleep entry may not generate an event.	X	X	
DC Characteristics	Supply Voltage	7.	Minimum operating voltage (V <sub>DD</sub> ) parameter "F" devices is 2.25V.	X		
Special Features	T1DIG	8.	T1DIG Configuration bit is not implemented.	X	X	
MSSP	Port 1	9.	When MSSP1 is in I <sup>2</sup> C mode, the RB4 and RB5 pins may have extraneous pulses.	X		
A/D	Band Gap Reference	10.	At high V <sub>DD</sub> voltages, performing an A/D conversion on Channel 15 could have issues.	X	X	
CTMU	Constant Current	11.	V <sub>DD</sub> voltages below the LVDSTAT threshold can cause the constant current source to turn off.	X		
A/D Converter	Sample Acquisition	12.	ANx pin may output pull-up pulse during acquisition.	X	X	

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

## Silicon Errata Issues

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (Rev. A4).

### 1. Module: Master Synchronous Serial Port

In Master I<sup>2</sup>C Receive mode, if a Stop condition occurs in the middle of an address or data reception, the SCL clock stream will continue endlessly and the RCEN bit of the SSPCON2 register will remain set improperly. When a Start condition occurs after the improper Stop condition, nine additional clocks will be generated followed by the RCEN bit going low.

#### Work around

Use low-impedance pull-ups on the SDA line to reduce the possibility of noise glitches that may trigger an improper Stop event. Use a time-out event timer to detect the unexpected Stop condition, and subsequently, the stuck RCEN bit. Clear the stuck RCEN bit by clearing the SSPEN bit of SSPCON1.

#### Affected Silicon Revisions

A2	A4							
X	X							

### 2. Module: Master Synchronous Serial Port (MSSP)

When configured for I<sup>2</sup>C™ slave reception, the MSSP module may not receive the correct data, in extremely rare cases. This occurs only if the Serial Receive/Transmit Buffer Register (SSPBUF) is not read after the SSPIF interrupt (PIR1<3>) has occurred, but before the first rising clock edge of the next byte being received.

#### Work around

The issue can be resolved in either of these ways:

- Prior to the I<sup>2</sup>C slave reception, enable the clock stretching feature. This is done by setting the SEN bit (SSPxCON2<0>).
- Each time the SSPxIF is set, read the SSPxBUF before the first rising clock edge of the next byte being received.

#### Affected Silicon Revisions

A2	A4							
X	X							

# PIC18F46J11 FAMILY

## 3. Module: Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)

In rare situations when interrupts are enabled, unexpected results may occur if:

- The EUSART is disabled (SPEN bit (RCSTAx<7>) = 0)
- The EUSART is re-enabled (RCSTAx<7> = 1)
- A two-cycle instruction is executed immediately after setting SPEN, CREN or TXEN = 1

### Work around

Add a 2 Tcy delay after any instruction that re-enables the EUSART module (sets SPEN, CREN or TXEN = 1).

See [Example 1](#).

### Affected Silicon Revisions

A2	A4						
X	X						

### EXAMPLE 1: RE-ENABLING A EUSART MODULE

```

;Initial conditions: SPEN = 0 (module disabled)
;To re-enable the module:
;Re-Initialize TXSTAx, BAUDCONx, SPBRGx, SPBRGHx registers (if needed)
;Re-Initialize RCSTAx register (if needed), but do not set SPEN = 1 yet

;Now enable the module, but add a 2-Tcy delay before executing any two-cycle
;instructions
bsf    RCSTA1, SPEN           ;or RCSTA2 if EUSART2
nop                    ;1 Tcy delay
nop                    ;1 Tcy delay (two total)
    
```

## 4. Module: 10-Bit Analog-to-Digital Converter (A/D)

When the A/D conversion clock select bits are set for Fosc/2 (ADCON1<2:0> = 000), the Integral Linearity Error (EIL), parameter (A03) and Differential Linearity Error (EDL), parameter (A04), may exceed data sheet specifications.

### Work around

Select one of the alternate A/D clock sources shown in [Table 3](#).

TABLE 3: ALTERNATE ADC SETTINGS

ADCON1<2:0> ADCS<2:0>	Clock Setting
110	Fosc/64
101	Fosc/16
100	Fosc/4
011	FRC
010	Fosc/32
001	Fosc/8

### Affected Silicon Revisions

A2	A4						
X	X						

## 5. Module: Parallel Master Port (PMP)

When configured for Parallel Slave Port (PMMODEH<1:0> = 00 and PMPEN = 1), the data bus (PMD<7:0>) may not work correctly. Incorrect data could be captured in the PMDIN1L register.

When configured for Parallel Master Port (PMMODEH<1:0> = 10 and PMPEN = 1), clearing a PMEx bit to disable a PMP address line also disables the corresponding PMDx data bus line.

### Work around

None.

### Affected Silicon Revisions

A2	A4						
X							

## 6. Module: Low-Power Modes (Deep Sleep)

Entering Deep Sleep mode takes approximately 2 TCY, following the SLEEP instruction. Wake-up events that occur during this Deep Sleep entry period may not generate a wake-up event.

### Work around

If using the RTCC alarm for Deep Sleep wake-up, code should only enter Deep Sleep mode when the RTCC Value Registers Read Synchronization bit (RTCCFG<4>) is clear.

This will prevent missing an RTCC alarm that could occur during the period after the SLEEP instruction, but before the Deep Sleep mode has been fully entered.

The A4 revision silicon allows insertion of a single instruction between setting the Deep Sleep Enable bit (DSEN, DSCONH<7>) and issuing the SLEEP instruction (see Example 2). The insertion of a NOP instruction before the SLEEP instruction eliminates the 2 TCY window where wake-up events could be missed.

Before using this work around, users should check their device's revision ID bits to verify that they have the A4 silicon. This can be done at run time by a table read from address, 3FFFEh.

On A2 revision silicon devices, the instruction cannot be inserted between setting the DSEN bit and executing the SLEEP instruction, or the device will enter conventional Sleep mode, not Deep Sleep.

On A4 silicon devices, if the firmware immediately executes SLEEP after setting DSEN, the device will enter Deep Sleep mode without benefitting from this work around.

## EXAMPLE 2: DEEP-SLEEP WAKE-UP WORK AROUND

```

EnterDeepSleep:
    bsf    DSCONH, DSEN    ; Enter Deep Sleep mode on SLEEP instruction
    nop                    ; Not compatible with A2 silicon
    sleep                    ; Enter Deep Sleep mode
    (...)                  ; Add code here to handle wake up events that may
                          ; have been asserted prior to Deep Sleep entry
    goto   EnterDeepSleep ; re-attempt Deep Sleep entry if desired
    
```

### Affected Silicon Revisions

A2	A4						
X	X						

## 7. Module: DC Characteristics (Supply Voltage)

The minimum operating voltage (VDD) parameter (D001) for "F" devices is 2.25V. For "LF" devices (such as the PIC18LF46J11), the minimum rated VDD operating voltage is 2.0V.

### Work around

None.

### Affected Silicon Revisions

A2	A4						
X							

## 8. Module: Special Features (T1DIG)

The T1DIG Configuration bit (CONFIG2L<3>) function is not implemented. Effectively, T1DIG is '0' regardless of the value programmed into the bit.

### Work around

None.

### Affected Silicon Revisions

A2	A4						
X	X						

# PIC18F46J11 FAMILY

## 9. Module: Master Synchronous Serial Port (MSSP) – Port 1

When MSSP1 is used in I<sup>2</sup>C mode, the correct data and clock signals are present on the RC3 and RC4 pins. The RB4 and RB5 pins, however, may have extraneous pulses that prevent them from being used normally.

### Work around

The RC3 and RC4 pins retain the correct clock and data signals, so the device should be connected to the I<sup>2</sup>C bus through these pins. If TRISB<5> remains cleared, RB5 can be used as a general purpose output pin under normal firmware control.

This issue applies only to MSSP1 when used in the I<sup>2</sup>C mode.

No work around is necessary if MSSP1 is used in an SPI mode or if MSSP2 is used.

### Affected Silicon Revisions

A2	A4						
X							

## 10. Module: 10-Bit Analog-to-Digital Converter (A/D) – Band Gap Reference

At high V<sub>DD</sub> voltages (for example, > 2.5V), performing an A/D conversion on Channel 15 (the V<sub>BG</sub> absolute reference) can temporarily disturb the reference voltage supplied to the HLVD module and comparator module (only when configured to use the V<sub>IRV</sub>).

At lower V<sub>DD</sub> voltages, the disturbance will be less or non-existent.

### Work around

If precise HLVD or comparator V<sub>IRV</sub> thresholds are required at high V<sub>DD</sub> voltages, avoid performing A/D conversions on Channel 15 while simultaneously using the HLVD or comparator, V<sub>IRV</sub>. If an A/D conversion is performed on Channel 15, a settling time of approximately 100 μs is needed before the reference voltage fully returns to the original value.

### Affected Silicon Revisions

A2	A4						
X	X						

## 11. Module: Charge Time Measurement Unit (CTMU)

On “F” devices, the CTMU current source will stop sourcing current if the applied V<sub>DD</sub> voltage falls below the LVDSTAT (WDTCN<6>) threshold (2.45V nominal). When V<sub>DD</sub> is above the LVDSTAT threshold, the CTMU will function normally.

This issue does not apply to “LF” devices. The current source will continue functioning normally at all rated voltages for these devices.

### Work around

None.

### Affected Silicon Revisions

A2	A4						
X							

## 12. Module: Analog-to-Digital Converter (A/D)

At the beginning of sample acquisition, one or more small pull-up pulses (approximately 25 ns long) may output to the currently selected ANx analog channel. These pulses can lead to a positive offset error when the analog signal voltage is near VSS and the external analog signal driver is unable to dissipate the added pull-up voltage before the A/D conversion occurs.

### Work around

Do one or more of the following:

- Use the “0 TAD” A/D Acquisition Time setting to start the next sample acquisition period immediately following A/D conversion completion.

This allows the external analog signal driver more time to dissipate the pull-up pulses that occur when the sample acquisition is started.

- Use a longer A/D Acquisition Time setting to provide time for the external analog signal driver to dissipate the pull-up pulse voltage.
- Use low-impedance, active analog signal drivers to reduce the time needed to dissipate the pull-up pulse voltage.
- Experiment with external filter capacitor values to avoid allowing the pull-up voltage offset to affect the final voltage that gets converted.

Small filter capacitor values (or none at all) will allow time for the external analog signal driver to dissipate the pull-up voltage quickly. Alternately, large filter capacitor values will prevent the short pull-up pulses from increasing the final voltage enough to cause A/D conversion error.

### Affected Silicon Revisions

A2	A4							
X	X							

# PIC18F46J11 FAMILY

## Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS39932C):

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### 1. Module: Comparator Voltage Reference Module, 28-Pin Devices

Throughout the data sheet, several footnotes suggest that the Comparator Voltage Reference module does not exist on 28-pin devices (PIC18F2XJ11). This is not true. All members of the PIC18F46J11 family have the Comparator Voltage Reference module.

At the time of this writing, however, compiler definitions for the CVRCON register do not exist for the PIC18F2XJ11 devices.

- To access the CVRCON register in MCC18, add the code definitions shown in [Example 2](#).
- To use the CVRCON register in assembly language, add the code defines shown in [Example 1](#).

### EXAMPLE 1: CVRCON REGISTER DEFINES

```
#ifndef CVRCON
CVRCON EQU H'0F53'
;----- CVRCON Bits -----
CVRSS EQU H'0004'
CVRR EQU H'0005'
CVROE EQU H'0006'
CVREN EQU H'0007'
CVR0 EQU H'0000'
CVR1 EQU H'0001'
CVR2 EQU H'0002'
CVR3 EQU H'0003'
#endif
```

### EXAMPLE 2: CVRCON REGISTER DEFINITIONS FOR 28-PIN DEVICES

```
typedef union {
    struct {
        unsigned CVR:4;
        unsigned CVRSS:1;
        unsigned CVRR:1;
        unsigned CVROE:1;
        unsigned CVREN:1;
    };
    struct {
        unsigned CVR0:1;
        unsigned CVR1:1;
        unsigned CVR2:1;
        unsigned CVR3:1;
    };
} CVRCONxbits;

#define CVRCONbits ((volatile far CVRCONxbits*)0xF53)
#define CVRCON ((volatile far unsigned char*)0xF53)
```



# PIC18F46J11 FAMILY

## 2. Module: 28-Pin QFN Pinout Diagram Mislabeled

The RP0 and RP1 pins are swapped in the 28-pin diagram, for the QFN package.

- RP0 should be listed on pin 27 (RA0)
- RP1 should be listed on pin 28 (RA1)

## 3. Module: RC4 and RC5 Input/Output Pins

Section 9.4 “PORTC, TRIS and LATC Registers” of the data sheet incorrectly states that the RC4 and RC5 pins can only be used as inputs. These pins can be used for either input or output functionality for all devices in the PIC18F46J11 family.

## 4. Module: Chapter 18, MSSP Pins

Section 18.3 “SPI Mode” erroneously states that the RC7, RB5 and RB4 pins are used for MSSP functions. The correct pins for MSSP SPI functions are:

- Serial Data Out (SDOx) – RC5/SDO1/RP16 or SDO2/Remappable
- Serial Data In (SDIx) – RC4/SDI1/SDA1/RP15 or SDI2/Remappable
- Serial Clock (SCKx) – RC3/SCK1/SCL1/RP14 or SCK2/Remappable

Section 18.5 “I<sup>2</sup>C Mode” erroneously states that the RB5 and RB4 pins are used for MSSP functions. The correct pins for the MSSP I<sup>2</sup>C functions are:

- Serial Clock (SCLx) – RC3/SCK1/SCL1/RP14 or RD0/PMD0/SCL2
- Serial Data (SDAx) – RC4/SDI1/SDA1/RP15 or RD1/PMD1/SDA2

## 5. Module: Watchdog Timer, Features Summary

The data sheet’s features summary on page 1 incorrectly states that the Watchdog Timer current is 2.2  $\mu$ A at 2V. The correct value is 813 nA at 2V (typical).

## 6. Module: Section 4.4 “Brown-out Reset”

Section 4.4 “Brown-out Reset (BOR)” states that the V<sub>DD</sub> monitoring BOR (DSBOR) consumes 200 nA typical during normal operation above ~2.3V. The corrected current consumption is 40 nA typical.

## 7. Module: DC Characteristics

In the data sheet, Section 28.3 “DC Characteristics: PIC18F46J11 Family (Industrial)”, input thresholds for the I<sup>2</sup>C™/SMBus pins were not documented. See the partial table below for the missing values:

### 28.3 DC Characteristics: PIC18F46J11 Family (Industrial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial			
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
D031A	V <sub>IL</sub>	SDAx/SCLx	—	0.3 V <sub>DD</sub>	V	I <sup>2</sup> C™ enabled
D031B			—	0.8	V	SMBus enabled
D041A	V <sub>IH</sub>	SDAx/SCLx	0.7 V <sub>DD</sub>	—	V	I <sup>2</sup> C™ enabled
D041B			2.1	—	V	SMBus enabled, V <sub>DD</sub> ≥ 3V

# PIC18F46J11 FAMILY

## 8. Module: DC Characteristics (Power-Down Current)

In Section 28.2 “Power-Down and Supply Current PIC18F46J11 Family (Industrial)”, the maximum Power-Down (IPD) Sleep mode current for PIC18FXXJ11 devices, at a VDD of 2.15V, and -40°C and 25°C operation, is corrected to 6 µA.

See the bold text in the partial reproduction of the table from Section 28.2 “Power-Down and Supply Current PIC18F46J11 Family (Industrial)”.

## 28.2 DC Characteristics: Power-Down and Supply Current PIC18F46J11 Family (Industrial)

PIC18LFXXJ11 Family		Standard Operating Conditions (unless otherwise stated)					
		Operating temperature -40°C ≤ TA ≤ +85°C for industrial					
PIC18FXXJ11 Family		Standard Operating Conditions (unless otherwise stated)					
		Operating temperature -40°C ≤ TA ≤ +85°C for industrial					
Param No.	Device	Typ	Max	Units	Conditions		
<b>Power-Down Current (IPD)<sup>(1)</sup> – Sleep mode</b>							
	PIC18LFXXJ11	0.011	1.4	µA	-40°C	VDD = 2.0V, VDDCORE = 2.0V	
		0.054	1.4	µA	+25°C		
		0.51	6	µA	+60°C		
		2.0	10.2	µA	+85°C		
	PIC18LFXXJ11	0.029	1.5	µA	-40°C		VDD = 2.5V, VDDCORE = 2.5V
		0.11	1.5	µA	+25°C		
		0.63	8	µA	+60°C		
		2.30	12.6	µA	+85°C		
	PIC18FXXJ11	2.5	<b>6</b>	µA	-40°C		VDD = 2.15V, VDDCORE = 10 µF Capacitor
		3.1	<b>6</b>	µA	+25°C		
		3.9	8	µA	+60°C		
		5.6	16	µA	+85°C		
PIC18FXXJ11	4.1	7	µA	-40°C	VDD = 3.3V, VDDCORE = 10 µF Capacitor		
	3.3	7	µA	+25°C			
	4.1	10	µA	+60°C			
	6.0	19	µA	+85°C			

**Sleep mode,**  
REGSLP = 1

# PIC18F46J11 FAMILY

## 9. Module: Electrical Characteristics

Changes, shown in bold, have been made to the Parameter D005 row in [Table 28.1](#). The updated table is shown below:

**TABLE 28.1 DC Characteristics: Supply Voltage PIC18F46J11 Family (Industrial)**

PIC18F46J11 Family (Industrial)			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial				
Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
D001	VDD	Supply Voltage	2.15 2.0	— —	3.6 3.6	V	PIC18F4XJ11, PIC18F2XJ11 PIC18LF4XJ11, PIC18LF2XJ11
D001B	VDDCORE	External Supply for Microcontroller Core	2.0	—	2.75	V	PIC18LF4XJ11, PIC18LF2XJ11
D001C	AVDD	Analog Supply Voltage	VDD – 0.3	—	VDD + 0.3	V	
D001D	AVSS	Analog Ground Potential	VSS – 0.3	—	VSS + 0.3	V	
D002	VDR	RAM Data Retention Voltage <sup>(1)</sup>	1.5	—	—	V	
D003	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	—	—	0.7	V	See Section 4.3 “Power-on Reset (POR)” for details
D004	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05	—	—	V/ms	See Section 4.3 “Power-on Reset (POR)” for details
D005	VBOR <sup>(2)</sup>	Brown-out Reset Voltage	<b>1.92</b>	<b>2.0</b>	<b>2.2</b>	V	PIC18F4XJ11, PIC18F2XJ11 only (not used on “LF” devices)
D006	VDSBOR	VDD Brown-out Reset Voltage	—	1.8	—	V	DSBOREN = 1 on “LF” device “F” device in Deep Sleep

**Note 1:** This is the limit to which VDDCORE can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

**2:** Device will operate normally until Brown-out reset occurs, even though VDD may be below VDDMIN.

# PIC18F46J11 FAMILY

---

## APPENDIX A: DOCUMENT REVISION HISTORY

### Rev A Document (2/2009)

First release of this document. Silicon issues 1-2 (MSSP), 3 (EUSART), 4 (ADC), 5 (PMP), 6 (Deep Sleep), 7 (Supply Voltage).

### Rev B Document (3/2009)

Modified silicon issues 1 (MSSP) and 3 (EUSART), and added silicon issue 8 (Special Features – T1DIG).

### Rev C Document (4/2009)

Added silicon issue 9 (Master Synchronous Serial Port (MSSP) – Port 1).

### Rev D Document (6/2009)

Revised document to new format. Added silicon issues 10 (10-Bit A/D – Band Gap Reference) and 11 (CTMU).

### Rev E Document (10/2009)

Replaced silicon issue 1 (I<sup>2</sup>C Initialization) with 1 (MSSP). Added data sheet clarifications 1 (Comparator Voltage Reference Module), 2 (28-Pin QFN Pinout Diagram), 3 (RC4, RC5 Input/Output Pins), 4 (MSSP Pins), 5 (Watchdog Timer, Features Summary) and 6 (DC Characteristics).

### Rev F Document (12/2009)

Revised silicon issue 6 (Low-Power Modes). Added data sheet clarification 7 (DC Characteristics – Power-Down Current).

### Rev G Document (4/2010)

Revised silicon issue 5 (Parallel Master Port – PMP). Added silicon issue 12 (A/D Converter – A/D). Added data sheet clarification 6 (**Section 4.4 “Brown-out Reset (BOR)”**). Renumbered previous data sheet clarifications 6-7, now 7-8.

### Rev H Document (11/2010)

Added data sheet clarification issue 9 (Electrical Characteristics).

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICTail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-60932-664-7

*Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*

**QUALITY MANAGEMENT SYSTEM  
CERTIFIED BY DNV  
== ISO/TS 16949:2002 ==**



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://support.microchip.com>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Kokomo**  
Kokomo, IN  
Tel: 765-864-8360  
Fax: 765-864-8387

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**  
Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8528-2100  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Yokohama**  
Tel: 81-45-471- 6166  
Fax: 81-45-471-6122

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-6578-300  
Fax: 886-3-6578-370

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830  
Fax: 886-7-330-9305

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820

08/04/10