SR12 RailClamp®

Low Capacitance TVS Diode Array

PROTECTION PRODUCTS

Description

RailClamps are surge rated diode arrays designed to protect high speed data interfaces. The SR12 has been specifically designed to protect sensitive components which are connected to data and transmission lines from overvoltages caused by **ESD** (electrostatic discharge), **EFT** (electrical fast transients), and **lightning.**

The unique design of the SR12 incorporates four surge rated, low capacitance steering diodes and a TVS diode in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground. The internal TVS diode prevents over-voltage on the power line, protecting any downstream components.

The low capacitance array configuration allows the user to protect two high-speed data or transmission lines. The low inductance construction minimizes voltage overshoot during high current surges.

Features

- Transient protection for high speed data lines to
 IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact)
 IEC 61000-4-4 (EFT) 40A (5/50ns)
 IEC 61000-4-5 (Lightning) 0.5kV, 12A (8/20μs)
- Array of surge rated diodes with internal TVS Diode
- Protects two I/O lines
- ◆ Operating Voltage: 12 volts
- Low capacitance (5pF typical) for high-speed interfaces
- Low clamping voltage
- Solid-state silicon-avalanche technology


Mechanical Characteristics

- ◆ JEDEC SOT-143 package
- ◆ UL 497B listed
- Molding compound flammability rating: UL 94V-0
- Marking: R12
- Packaging: Tape and Reel per EIA 481
- ◆ RoHS/WEEE Compliant


Applications

- ADSL
- Industrial Electronics
- ◆ RS-422 Interfaces
- Portable Electronics
- Microcontroller Input Protection
- ◆ WAN/LAN Equipment

Circuit Diagram



Schematic & PIN Configuration





Absolute Maximum Rating

Rating	Symbol	Value	Units
Peak Pulse Power (tp = 8/20µs)	P_{pk}	500	Watts
Peak Pulse Current (tp = 8/20µs)	I _{PP}	16	А
Peak Forward Voltage (I _F = 1A, tp=8/20µs)	V _{FP}	1.5	V
Lead Soldering Temperature	T _L	260 (10 sec.)	°C
Operating Temperature	T _J	-55 to +125	°C
Storage Temperature	T _{STG}	-55 to +150	°C

Electrical Characteristics


SR12

SR12			•			
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V _{RWM}				12	V
Reverse Breakdown Voltage	V _{BR}	I _t = 1mA	13.3			V
Reverse Leakage Current	I _R	V _{RWM} =12V, T=25°C			1	μΑ
Clamping Voltage	V _c	$I_{pp} = 5A$, tp = 8/20µs			24	V
Clamping Voltage	V _c	$I_{pp} = 16A$, tp = 8/20 μ s			31	V
Junction Capacitance	C _j	Between I/O pins and Ground V _R = OV, f = 1MHz		10	pF	
		Between I/O pins V _R = OV, f = 1MHz		3		pF




Typical Characteristics


Non-Repetitive Peak Pulse Power vs. Pulse Time




Pulse Waveform




Forward Voltage vs. Forward Current




Power Derating Curve



Clamping Voltage vs. Peak Pulse Current



Capacitance vs. Reverse Voltage





Applications Information

Device Connection Options for Protection of Two High-Speed Data Lines

The SR12 TVS is designed to protect two data lines from transient over-voltages by clamping them to a fixed reference. When the voltage on the protected line exceeds the reference voltage (plus diode $V_{\scriptscriptstyle F}$) the steering diodes are forward biased, conducting the transient current away from the sensitive circuitry.

Data lines are connected at pins 2 and 3. The negative reference (REF1) is connected at pin 1. This pin should be connected directly to a ground plane on the board for best results. The path length is kept as short as possible to minimize parasitic inductance.


The positive reference (REF2) is connected at pin 4. The options for connecting the positive reference are as follows:

- 1. To protect data lines and the power line, connect pin 4 directly to the positive supply rail (V_{cc}). In this configuration the data lines are referenced to the supply voltage. The internal TVS diode prevents over-voltage on the supply rail.
- 2. The SR12 can be isolated from the power supply by adding a series resistor between pin 4 and V_{cc} . A value of $10k\Omega$ is recommended. The internal TVS and steering diodes remain biased, providing the advantage of lower capacitance.
- 3. In applications where no positive supply reference is available, or complete supply isolation is desired, the internal TVS may be used as the reference. In this case, pin 4 is not connected. The steering diodes will begin to conduct when the voltage on the protected line exceeds the working voltage of the TVS (plus one diode drop).


ESD Protection With RailClamps

RailClamps are optimized for ESD protection using the rail-to-rail topology. Along with good board layout, these devices virtually eliminate the disadvantages of using discrete components to implement this topology. Consider the situation shown in Figure 1 where discrete diodes or diode arrays are configured for rail-to-rail protection on a high speed line. During positive duration ESD events, the top diode will be forward biased when the voltage on the protected line exceeds the reference voltage plus the $V_{\scriptscriptstyle F}$ drop of the diode.


Data Line and Power Supply Protection Using Vcc as reference



Data Line Protection with Bias and Power Supply Isolation Resistor



Data Line Protection Using Internal TVS Diode as Reference





Applications Information (continued)

For negative events, the bottom diode will be biased when the voltage exceeds the $V_{\rm F}$ of the diode. At first approximation, the clamping voltage due to the characteristics of the protection diodes is given by:

$$V_c = V_{cc} + V_F$$
 (for positive duration pulses)
 $V_c = -V_F$ (for negative duration pulses)

However, for fast rise time transient events, the effects of parasitic inductance must also be considered as shown in Figure 2. Therefore, the actual clamping voltage seen by the protected circuit will be:

$$V_{c} = V_{cc} + V_{F} + L_{P} di_{ESD}/dt$$
 (for positive duration pulses)
 $V_{c} = -V_{F} - L_{G} di_{ESD}/dt$ (for negative duration pulses)

ESD current reaches a peak amplitude of 30A in 1ns for a level 4 ESD contact discharge per IEC 1000-4-2. Therefore, the voltage overshoot due to 1nH of series inductance is:

$$V = L_p di_{ESD}/dt = 1X10^{-9} (30 / 1X10^{-9}) = 30V$$

Example:

Consider a $V_{\rm CC}$ = 5V, a typical $V_{\rm F}$ of 30V (at 30A) for the steering diode and a series trace inductance of 10nH. The clamping voltage seen by the protected IC for a positive 8kV (30A) ESD pulse will be:

$$V_c = 5V + 30V + (10nH \times 30V/nH) = 335V$$

This does not take into account that the ESD current is directed into the supply rail, potentially damaging any components that are attached to that rail. Also note that it is not uncommon for the $V_{\rm F}$ of discrete diodes to exceed the damage threshold of the protected IC. This is due to the relatively small junction area of typical discrete components. It is also possible that the power dissipation capability of the discrete diode will be exceeded, thus destroying the device.

The RailClamp is designed to overcome the inherent disadvantages of using discrete signal diodes for ESD suppression. The RailClamp's integrated TVS diode helps to mitigate the effects of parasitic inductance in




Figure 1 - "Rail-To-Rail" Protection Topology (First Approximation)




Figure 2 - The Effects of Parasitic Inductance When Using Discrete Components to Implement Rail-To-Rail Protection




Figure 3 - Rail-To-Rail Protection Using RailClamp TVS Arrays



Applications Information (continued)

the power supply connection. During an ESD event, the current will be directed through the integrated TVS diode to ground. The total clamping voltage seen by the protected IC due to this path will be:


$$V_{C} = V_{F(RailClamp)} + V_{TVS}$$

This is given in the data sheet as the rated clamping voltage of the device. For a SR12 the typical clamping voltage is <30V at I_{pp} =16A. The diodes internal to the RailClamp are low capacitance, fast switching devices that are rated to handle transient currents and maintain excellent forward voltage characteristics.

Matte Tin Lead Finish


Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint.

Typical Applications






Outline Drawing - SOT-143



Land Pattern - SOT-143



DIMENSIONS			
DIM	INCHES	MILLIMETERS	
С	(.087)	(2.20)	
E1	.076	1.92	
E2	.068	1.72	
G	.031	0.80	
X1	.039	1.00	
X2	.047	1.20	
Υ	.055	1.40	
7	141	3.60	

NOTES:

- THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
- 2. REFERENCE IPC-SM-782A.



Marking Codes

Part Number	Marking Code	
SR12	R12	

Ordering Information

Part Number	Lead Finish	Qty per Reel	Reel Size
SR12.TC	SnPb	3,000	7 Inch
SR12.TCT	Pb Free	3,000	7 Inch

Contact Information

Semtech Corporation
Protection Products Division
200 Flynn Rd., Camarillo, CA 93012
Phone: (805)498-2111 FAX (805)498-3804