

Instruction Set

Instruction	Bytes	Operation
MOV A,Rn	1 1	move
MOV A,@Ri	1 2	move
MOV A,direct	2 2	move
MOV A,#data	2 2	move
MOV Rn,A	1 1	move
MOV Rn,direct	2 2	move
MOV Rn,#data	2 2	move
MOV direct,Rn	2 2	move
MOV direct,@Ri	2 2	move
MOV direct,direct	3 3	move
MOV direct,#data	3 3	move
MOV @Ri,A	1 2	move
MOV @Ri,direct	2 2	move
MOV @Ri,#data	2 2	move
MOV DPTR,#data16	3 3	move
MOVC A,@A+DPTR	1 4	code memory
MOVC A,@A+PC	1 4	code memory
MOVC A,@Ri	1 4	code memory
MOVC A,@DPTR	1 4	code memory
MOVC @Ri,A	1 4	code memory
PUSH direct	2 2	push onto stack
POP direct	2 2	pop from stack
XCH A,Rn	1 1	exchange bytes
XCH A,@Ri	1 2	exchange bytes
XCH A,direct	2 2	exchange bytes
XCHD A,@Ri	1 2	exchg low digits

Instruction	Bytes	Operation
ADD A,Rn	1 1	add
ADD A,@Ri	1 2	add
ADD A,direct	2 2	add
ADD A,#data	2 2	add
ADDC A,Rn	1 1	add with carry
ADDC A,@Ri	1 2	add with carry
ADDC A,direct	2 2	add with carry
ADDC A,#data	2 2	add with carry
SUBB A,Rn	1 1	subtract
SUBB A,@Ri	1 2	subtract
SUBB A,direct	2 2	subtract
SUBB A,#data	2 2	subtract
INC A	1 1	increment
INC Rn	1 1	increment
INC @Ri	1 2	increment
INC direct	2 2	increment
INC DPTR	1 3	increment
DEC A	1 1	decrement
DEC Rn	1 1	decrement
DEC @Ri	1 2	decrement
DEC direct	2 2	decrement
MUL AB	1 9	multiply
DIV AB	1 9	divide
DA A	1 2	decimal adjust

* INC DPTR increments the 24bit value DPTR/DPH/DP L

Logical Operations

Instruction	Bytes	Operation
ANL A,Rn	1 1	logical AND
ANL A,@Ri	1 2	logical AND
ANL A,direct	2 2	logical AND
ANL A,#data	2 2	logical AND
ANL direct,A	2 2	logical AND
ANL direct,#data	3 3	logical AND
ORL A,Rn	1 1	logical OR
ORL A,@Ri	1 2	logical OR
ORL A,direct	2 2	logical OR
ORL A,#data	2 2	logical OR
ORL direct,A	2 2	logical OR
ORL direct,#data	3 3	logical OR
XRL A,Rn	1 1	logical XOR
XRL A,@Ri	1 2	logical XOR
XRL A,direct	2 2	logical XOR
XRL A,#data	2 2	logical XOR
XRL direct,A	2 2	logical XOR
XRL direct,#data	3 3	logical XOR
CLR A	1 1	clear A to zero
CLR A,@Ri	1 2	clear A to zero
CLR A,direct	2 2	clear A to zero
CLR A,#data	2 2	clear A to zero
RL A	1 1	rotate left
RLC A	1 1	rotate left through C
RR A	1 1	rotate right
RRC A	1 1	rotate right through C
SWAP A	1 1	swap nibbles

Program Branching

Instruction	Bytes	Operation
ACALL addr11	2 3	call subroutine
LCALL addr16	3 4	call subroutine
RET	1 4	return from sub.
RETI	1 4	return from int.
AJMP addr11	2 3	jump
LJMP addr16	3 4	jump
SJMP rel	2 3	jump
JMP @A+DPTR	1 3	jump
JC rel	2 3	jump if C set
JNC rel	2 3	jump if C not set
JB bit,rel	3 4	jump if bit set
JNB bit,rel	3 4	jump if bit not set
JBC bit,rel	3 4	jump if bit set and clear
JZ rel	2 3	jump if A = 0
JNZ rel	2 3	jump if A not 0
CJNE A,direct,rel	3 4	compare and jump if not equal
CJNE A,#data,rel	3 4	compare and jump if not equal
CJNE @Ri,#data,rel	3 4	compare and jump if not equal
DJNZ Rn,rel	2 3	decrement and jump if not zero
DJNZ direct,rel	3 4	decrement and jump if not zero
NOP	1 1	no operation

Legend


Rn	register addressing using R0-R7
@Ri	indirect addressing using R0 or R1
direct	8bit internal address (00h-FFh)
#data16	16bit constant included in instruction
bit	8bit direct address of bit
rel	signed 8bit offset
addr11	11bit address in current 2K page
addr16	16bit address
x	any of: Rn, @Ri, direct, #data

Instructions That Affect Flags


ADD A,x	C = carry out of bit 7 AC = carry out of bit 3 OV = carry out of bit 6, but not 7
ADDC A,x	C = carry out of bit 7 AC = carry out of bit 3 OV = carry out of bit 6, but not 7
SUBB A,x	C = borrow into bit 7 AC = borrow into bit 3 OV = borrow into bit 6, but not 7
MUL AB	C = 0 OV = (result > 255)
DIV AB	C = 0 OV = divide by zero
DA A	C = C or (>100)
RRC A	C = ACC.7
RLC A	C = ACC.0
SETB C	C = 1
CLR C	C = 0
ANL C,bit	C = C and bit
ANL C,@Ri	C = C and NOTbit
ORL C,bit	C = C or bit
ORL C,@Ri	C = C or NOTbit
MOV C,bit	C = bit
CJNE x,y,rel	C = (x < y)

Pin Functions


Pin	Function
1	56 P1.0 / ADC0 / T2
2	1 P1.1 / ADC1 / T2EX
3	2 P1.2 / ADC2
4	3 P1.3 / ADC3
5, 4, 5	AV _{DD}
6, 6, 7, 8	AGND
7	9 CREF
8	10 V _{REF}
9	11 DAC0
10	12 DAC1
11	13 P1.4 / ADC4
12	14 P1.5 / ADC5 / SS
13	15 P1.6 / ADC6
14	16 P1.7 / ADC7
15	17 RESET
16	18 P3.0 / RxD
17	19 P3.1 / TxD
18	20 P3.2 / INT0
19	21 P3.3/INT1/MS0/PWM1
20	22 DV _{DD}
21	23 DGND
22	24 P3.4 / T1 / PWM2 / PWM0 / EXTCLK
23	25 P3.5 / T1 / CONVST
24	26 P3.6 / WR
25	27 P3.7 / RD
26	28 SCLK
27	29 SDATA / MOSI
28	30 P2.0 / A8 / A16
29	31 P2.1 / A9 / A18
30	32 P2.2 / A10 / A18
31	33 P2.3 / A11 / A19
32	34 XTAL1 (in)
33	35 XTAL2 (out)
34	36 DV _{SS}
35	37, 38 DGND
36	39 P2.4 / A12 / A20
37	40 P2.5 / A13 / A21
38	41 P2.6/A14/A22/PWM0
39	42 P2.7/A15/A23/PWM1
40	43 EA
41	44 PSEN
42	45 ALE
43	46 P0.0 / AD0
44	47 P0.1 / AD1
45	48 P0.2 / AD2
46	49 P0.3 / AD3
47	50 DGND
48	51 DV _{SS}
49	52 P0.4 / AD4
50	53 P0.5 / AD5
51	54 P0.6 / AD6
52	55 P0.7 / AD7



ADuC842/843 MicroConverter® Quick Reference Guide



Code Memory Space Options



Interrupt Vector Addresses

Interrupt Bit	Interrupt Name	Vector Address	Relative Priority
PSMCON.5	Power Supply Monitor Interrupt	43h	1
WDS	WatchDog Timer Interrupt	5Bh	2
IE0	External Interrupt 0	03h	3
ADCI	End of ADC Conversion Interrupt	33h	4
TF0	Timer0 Overflow Interrupt	0Bh	5
IE1	External Interrupt 1	13h	6
TF1	Timer1 Overflow Interrupt	1Bh	7
ISPI/I2CI	SPI/I ² C Interrupt	3Bh	8
RI/TI	UART Interrupt	23h	9
TF2/EXF2	Timer2 Interrupt	2Bh	10
TIMECON.2	Time Interval Counter Interrupt	53h	11

© 2003 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Purchase of licensed FC components of Analog Devices or one of its subsidiaries/Associated Companies conveys a license for the purchaser under the Philips FC Patent Rights to use these components in an FC system, provided that the system conforms to the FC Standard Specification as defined by Philips.



A Precision Analog Flash MCU

The ADuC842/ADuC843 is:

ADC: 12bit, 5µs, 8channel, self calibrating 0.5LSB INL & 70dB SNR

DAC (ADuC842 only): dual, 12bit, 15µs, voltage output < 1LSB DNL

Flash/EEPROM: 62K bytes Flash/EE program memory 4K bytes Flash/EE data memory

Microcontroller: "single-cycle" 8052, up to 16.8MIPS 32 I/O lines, programmable PLL clock (131KHz to 16.8MHz from 32KHz crystal)

Embedded Tools Support: on-chip download/debug & single-pin emulation functions

Other on-chip features: temperature monitor, power supply monitor, watchdog timer, flexible serial interface ports, voltage reference, time interval counter, dual 8/16bit PWM, power-on-reset

REV. 0



