

# **Cyclone IV GX Transceiver Starter Kit**

# **User Guide**



101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-01078-1.0

Copyright © 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



# **Contents**



Chapter 1. About This Kit	
Introduction	
Kit Features	
Hardware	
Software	
Quartus II Web Edition Software	
Cyclone IV GX Transceiver Starter Kit Installer	
Chapter 2. Getting Started	
Introduction	
Before You Begin	
Inspect the Board	
References	
Chapter 3. Software Installation	
Introduction	
Installing the Quartus II Web Edition Software	
Licensing Considerations	
Installing the Cyclone IV GX Transceiver Starter Kit	
Installing the USB-Blaster Driver	
O	
Chapter 4. Board Setup	
Introduction	4–1
Setting Up the Board	
Factory Default Switch Settings	
1 1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Chapter 5. Board Update Portal	
Connecting to the Board Update Portal Web Page	
Using the Board Update Portal to Update User Designs	
conig the board openic Fortal to openic openic sengilo	
Chapter 6. Board Test System	
Introduction	6_1
Preparing the Board	
Running the Board Test System	
Time and bound tool by been the transfer of th	

Using the Board Test System	
The Configure Menu	6–3
Board Rework Required	
The General Tab	
Board Information	
MAX II Registers	
JTAG Chain	
Flash Memory Map	
The GPIO Tab	
Character LCD	
User LEDs	
Push Button Switches	
The SSRAM Tab	
Read	
Write	
The Flash Tab	
Read	
Write	
CFI Query	
Reset	
The Ethernet Tab	
Start	
Reset	
Acquired IP Address	
Nios II Terminal Output	
Telnet Session Menu	
The SMA Tab	
Start	
Stop	
Data Pattern	
Data Rate	
Control Register Settings	
Status	
Error Control	
The PCIe Tab	
Start	
Stop	
	6–15
Data Rate	
Control Register Settings	
Status	
Error Control	
The Power Monitor	
General Information	
Power Information	
Power Graph	
Graph Settings	
Reset	
Calculating Power	
Configuring the FPGA Using the Quartus II Programmer	6–19
pendix A. Programming the Flash Memory Device	
Introduction	
CEL Flash Memory Man	Δ_1

Preparing Design Files for Flash Programming	A–2
Creating Flash Files Using the Nios II EDS	A–2
Programming Flash Memory Using the Board Update Portal	A–2
Programming Flash Memory Using the Nios II EDS	A–3
Restoring the Flash Device to the Factory Settings	A–4
Restoring the MAX II CPLD to the Factory Settings	A–5
Additional Information	
Revision History	Info-1
How to Contact Altera	Info-1
Typographic Conventions	Info-1



## Introduction

The Altera® Cyclone® IV GX Transceiver Starter Kit is a complete design environment that includes both the hardware and software you need to develop Cyclone IV GX FPGA designs. The PCI-SIG-compliant board and the license-free Quartus® II Web Edition software provide everything you need to begin developing custom Cyclone IV GX FPGA designs. The following list describes what you can accomplish with the kit:

- Test signal quality of the FPGA transceiver I/Os (up to 2.5 Gbps)
- Develop and test PCI Express<sup>®</sup> (PCIe) designs
- Develop embedded designs utilizing the Nios<sup>®</sup> II processor and the SSRAM memory
- Develop and test network designs utilizing the Gigabit Ethernet PHY and the FPGA transceivers
- Develop FPGAs design for cost-sensitive applications
- Measure the FPGA's low power consumption

## **Kit Features**

This section briefly describes the Cyclone IV GX Transceiver Starter Kit contents.

#### **Hardware**

The Cyclone IV GX Transceiver Starter Kit includes the following hardware:

- Cyclone IV GX transceiver starter board—A development platform that allows you to develop and prototype hardware designs running on the Cyclone IV GX EP4CGX15 FPGA.
  - For detailed information about the board components and interfaces, refer to the *Cyclone IV GX Transceiver Starter Board Reference Manual*.
- Power supply and cables—The kit includes the following items:
  - Power supply and AC adapters for North America/Japan, Europe, and the United Kingdom
  - USB cable
  - Ethernet cable

#### Software

The software for this kit, described in the following sections, is available on the Altera website for immediate downloading. You can also request to have Altera mail the software to you on DVDs.

#### **Quartus II Web Edition Software**

The Quartus II Web Edition Software is a license-free set of Altera tools with limited-functionality.



The Quartus II Web Edition Software includes the following items:

- Quartus II Software—The Quartus II software, including the SOPC Builder system development tool, provides a comprehensive environment for system-on-a-programmable-chip (SOPC) design. The Quartus II software integrates into nearly any design environment and provides interfaces to industry-standard EDA tools.
  - To compare the Quartus II subscription and web editions, refer to *Altera Quartus II Software Subscription Edition vs. Web Edition*. The kit also works in conjunction with the subscription edition.
- MegaCore® IP Library—A library that contains Altera IP MegaCore functions. You can evaluate MegaCore functions by using the OpenCore Plus feature to do the following:
  - Simulate behavior of a MegaCore function within your system
  - Verify functionality of your design, and quickly and easily evaluate its size and speed
  - Generate time-limited device programming files for designs that include MegaCore functions
  - Program a device and verify your design in hardware
  - The OpenCore Plus hardware evaluation feature is an evaluation tool for prototyping only. You must purchase a license to use a MegaCore function in production.
  - For more information about OpenCore Plus, refer to AN 320: OpenCore Plus Evaluation of Megafunctions.
- Nios® II Embedded Design Suite (EDS)—A full-featured set of tools that allow you
  to develop embedded software for the Nios II processor which you can include in
  your Altera FPGA designs.

#### **Cyclone IV GX Transceiver Starter Kit Installer**

The license-free Cyclone IV GX Transceiver Starter Kit installer includes all the documentation and design examples for the kit.


Download the Cyclone IV GX Transceiver Starter Kit installer from the Cyclone IV GX Transceiver Starter Kit page of the Altera website. Alternatively, you can request a development kit DVD from the Development Kits, Daughter Cards & Programming Hardware page of the Altera website.



## Introduction

This user guide leads you through the following Cyclone IV GX transceiver starter board setup steps:

- Inspecting the contents of the kit
- Installing the design and kit software
- Setting up, powering up, and verifying correct operation of the transceiver starter board
- Configuring the Cyclone IV GX FPGA
- Running the Board Test System designs



# **Before You Begin**

Before using the kit or installing the software, check the kit contents and inspect the board to verify that you received all of the items listed in this section. If any of the items are missing, contact Altera before you proceed.

## **Inspect the Board**

To inspect board, perform the following steps:

1. Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.



Without proper anti-static handling, you can damage the board.

2. Verify that all components are on the board and appear intact.

# References

Use the following links to check the Altera website for other related information:

- For the latest board design files and reference designs, refer to the Cyclone IV GX Transceiver Starter Kit page.
- For the Cyclone IV GX device documentation, refer to the Literature: Cyclone IV Devices page.
- To purchase devices from the eStore, refer to the Devices page.
- For Cyclone IV GX OrCAD symbols, refer to the Capture CIS Symbols page.
- For Nios II 32-bit embedded processor solutions, refer to the Embedded Processing page.

2–2 Chapter 2: Getting Started
References

# 3. Software Installation



## Introduction

This section explains how to install the following software:

- Quartus II Web Edition Software
- Cyclone IV GX Transceiver Starter Kit
- USB-Blaster<sup>™</sup> driver

# **Installing the Quartus II Web Edition Software**

The Quartus II Web Edition Software provides the necessary tools used for developing hardware and software for Altera FPGAs. Included in the Quartus II Web Edition Software are the Quartus II software, the Nios II EDS, and the MegaCore IP Library. The Quartus II software (including SOPC Builder) and the Nios II EDS are the primary FPGA development tools used to create the reference designs in this kit. To install the Altera development tools, perform the following steps:

- 1. Run the Quartus II Web Edition Software you acquired in "Software" on page 1–1.
- 2. Follow the installer instructions to complete the installation process.



If you have difficulty installing the Quartus II software, refer to *Quartus II Installation* & Licensing for Windows and Linux Workstations.

## **Licensing Considerations**

The Quartus II Web Edition Software is license-free and supports Cyclone IV GX devices without any additional licensing requirement. This kit also works in conjunction with the Quartus\_II Subscription Edition Software, once you obtain the proper license file. To purchase a subscription, contact your Altera sales representative.

# Installing the Cyclone IV GX Transceiver Starter Kit

To install the Cyclone IV GX Transceiver Starter Kit, perform the following steps:


1. Run the Cyclone IV GX Transceiver Starter Kit you acquired in "Software" on page 1–1.



If installing from the DVD and no auto-install process starts, browse to the DVD drive and double-click on the **setup.exe** file.

2. Follow the on-screen instructions to complete the installation process.

The installation program creates the Cyclone IV GX Transceiver Starter Kit directory structure shown in Figure 3–1.



**Figure 3–1.** Cyclone IV GX Transceiver Starter Kit Installed Directory Structure (1)

#### Note to Figure 3-1:

(1) Early-release versions might have slightly different directory names.

Table 3–1 lists the file directory names and a description of their contents.

**Table 3–1.** Installed Directory Contents

Directory Name	Description of Contents	
board_design_files	Contains schematic, layout, assembly, and bill of material board design files. Use these files as a starting point for a new prototype board design.	
demos	Contains demonstration applications.	
documents	Contains the kit documentation.	
examples	Contains the sample design files for the Cyclone IV GX Transceiver Starter Kit.	
factory_recovery	Contains the original data programmed onto the board before shipment. Use this data to restore the board with its original factory contents.	

# **Installing the USB-Blaster Driver**

The Cyclone IV GX transceiver starter board includes integrated USB-Blaster circuitry for FPGA programming. However, for the host computer and board to communicate, you must install the USB-Blaster driver on the host computer.



Installation instructions for the USB-Blaster driver for your operating system are available on the Altera website. On the Altera Programming Cable Driver Information page of the Altera website, locate the table entry for your configuration and click the link to access the instructions.



## Introduction

The instructions in this chapter explain how to set up the Cyclone IV GX transceiver starter board.

# **Setting Up the Board**

To set up and power up the board, perform the following steps:

- 1. The Cyclone IV GX transceiver starter board ships with its board switches preconfigured to support the design examples in the kit. If you suspect your board might not be currently configured with the default settings, follow the instructions in "Factory Default Switch Settings" on page 4–2 to return the board to its factory settings before proceeding.
- 2. The transceiver starter board ships with design examples stored in the flash memory device. Verify the USER\_PGM switch (S8.2) is set to the off position to load the design stored in the factory portion of flash memory. Figure 4–1 shows the switch location on the Cyclone IV GX transceiver starter board.
- 3. Connect the DC adapter (+9 V-16 V, 33.75 W) to the DC power jack (J4) on the FPGA board and plug the cord into a power outlet.



Use only the supplied power supply. Power regulation circuitry on the board can be damaged by power supplies with greater voltage.

4. Set the POWER switch (SW1) to the on position. When power is supplied to the board, a blue LED (D12) illuminates indicating that the board has power.

The MAX II device on the board contains (among other things) a parallel flash loader (PFL) megafunction. When the board powers up, the PFL reads a design from flash memory and configures the FPGA. The USER\_PGM switch (S8.2) controls which design to load. When the switch is in the off position, the PFL loads the design from the factory portion of flash memory. When the switch is in the on position, the PFL loads the design from the user hardware 1 portion of flash memory.



The kit includes a MAX II design which contains the MAX II PFL megafunction. The design resides in the *<install* 

*dir*>\kits\cycloneIVGX\_4cgx15\_starter\examples\max2 directory.

When configuration is complete, the CONF DONE LED (D2) illuminates, signaling that the Cyclone IV GX device configured successfully.




For more information about the PFL megafunction, refer to AN 386: Using the Parallel Flash Loader with the Quartus II Software.

# **Factory Default Switch Settings**

This section shows the factory switch settings for the Cyclone IV GX transceiver starter board. Figure 4–1 shows the switch locations and the default position of each switch on the bottom side of the board.

Figure 4-1. Switch Locations and Default Settings on the Board Bottom



To restore the switches to their factory default settings, perform the following steps:

1. Set DIP switch bank (S8) to match Table 4–1 and Figure 4–1.

Table 4-1. S8 Dip Switch Settings

Switch	Board Label	Function	Default Position
1	CLKSEL	Switch 1 has the following options:	On
		When on, the onboard clock is used for the FPGA differential clock inputs.	
		When off, the differential SMA clock is used for the FPGA differential clock inputs.	
2	USER_PGM	Switch 2 has the following options:	Off
		When on, the PFL loads the user hardware 1 design on power up.	
		When off, the PFL loads the factory design on power up.	
3	MAX_JTAG_EN	Switch 3 has the following options:	Off
		When on, the MAX II EPM2210 device is removed from the JTAG chain.	
		■ When off, the MAX II EPM2210 device is included in the JTAG chain.	
4	PCIE_JTAG_EN	Switch 4 has the following options:	On
		When on, the PCIe device is in removed from JTAG chain.	
		When off, the PCIe device is included in the JTAG chain.	

2. Set DIP switch bank (S7) to match Table 4–2 and Figure 4–1.

Table 4-2. S7 Dip Switch Settings

Switch	Board Label	Function	Default Position
1	MSEL0 (1)	Switch 1 has the following options:	On
		When on, the MSELO state is logic low.	
		When off, the MSEL0 state is logic high.	
2	MSEL1 (1)	Switch 2 has the following options:	On
		When on, the MSEL1 state is logic low.	
		When off, the MSEL1 state is logic high.	
3	MSEL2 (1)	Switch 3 has the following options:	On
		■ When on, the MSEL2 state is logic low.	
		When off, the MSEL2 state is logic high.	
4	EPCS_nCS (2)	Switch 4 has the following options:	Off
		When on, the EPCS device defaults to disabled, but allows the MAX II device to enable or disable the EPCS device.	
		<ul> <li>When off, the EPCS_nCS signal floats, requiring the MAX II device to enable or disable the EPCS device.</li> </ul>	

#### Note to Table 4-2:

- (1) The MSEL0, MSEL1, and MSEL2 switches combine to specify a single device configuration. The default 0, 0, 0 combination corresponds to a 2.5 v passive serial configuration with the standard power-on-reset delay. For a complete list of MSEL combinations, refer to the *Configuration and Remote System Upgrades in Cyclone IV Devices* chapter of the *Cyclone IV GX Device Handbook*.
- (2) The board ships with a simple design example stored in the EPCS flash memory device. To load the design and see the four user LEDs (D5-D8) blink, set the S7.1 S7.4 switches to on, off, on, on, and power cycle the board. These switch settings corresponds to a 2.5 V active serial configuration with the standard power-on-reset delay. Source code for the EPCS design resides in the <install dir>\kits\cyclonelVGX\_4cgx15\_starter\examples directory.



# 5. Board Update Portal



## Introduction

The Cyclone IV GX Transceiver Starter Kit ships with the Board Update Portal design example stored in the factory portion of the flash memory on the board. The design consists of a Nios II embedded processor, an Ethernet MAC, and an HTML web server.

When you power up the board with the USER\_PGM switch (S8.2) in the off position, the Cyclone IV GX FPGA configures with the Board Update Portal design example. The design can obtain an IP address from any DHCP server and serve a web page from the flash on your board to any host computer on the same network. The web page allows you to upload new FPGA designs to the user hardware 1 portion of flash memory, and provides links to useful information on the Altera website, including links to kit-specific and design resources.



After successfully updating the user hardware 1 flash memory, you can load the user design from flash memory into the FPGA. To do so, set the USER\_PGM switch (S8.2) to the on position and power cycle the board.

The source code for the Board Update Portal design resides in the *<install dir>\kits\cycloneIVGX\_4cgx15\_starter\examples* directory. If the Board Update Portal is corrupted or deleted from the flash memory, refer to "Restoring the Flash Device to the Factory Settings" on page A–4 to restore the board with its original factory contents.

# **Connecting to the Board Update Portal Web Page**

This section provides instructions to connect to the Board Update Portal web page.



Before you proceed, ensure that you have the following:

- A PC with a connection to a working Ethernet port on a DHCP enabled network.
- A separate working Ethernet port connected to the same network for the board.
- The Ethernet and power cables that are included in the kit.

To connect to the Board Update Portal web page, perform the following steps:

- 1. With the board powered down, set the USER\_PGM switch (S8.2) to the off position.
- 2. Attach the Ethernet cable from the board to your LAN.
- 3. Power up the board. The board connects to the LAN's gateway router, and obtains an IP address. The LCD on the board displays the IP address.
- 4. Launch a web browser on a PC that is connected to the same network, and enter the IP address from the LCD into the browser address bar. The Board Update Portal web page appears in the browser.

5. Click Cyclone IV GX Transceiver Starter Kit on the Board Update Portal web page to access the kit's home page. Visit this page occasionally for documentation updates and additional new designs.



You can also navigate directly to the Cyclone IV GX Transceiver Starter Kit page of the Altera website to determine if you have the latest kit software.

# **Using the Board Update Portal to Update User Designs**

The Board Update Portal allows you to write new designs to the user hardware 1 portion of flash memory. Designs must be in the Nios II Flash Programmer File (.flash) format.



Design files available from the Cyclone IV GX Transceiver Starter Kit page of the Altera website include **.flash** files. You can also create **.flash** files from your own custom design. Refer to "Preparing Design Files for Flash Programming" on page A–2 for information about preparing your own design for upload.

To upload a design over the network into the user portion of flash memory on your board, perform the following steps:

- 1. Perform the steps in "Connecting to the Board Update Portal Web Page" to access the Board Update Portal web page.
- 2. In the Hardware File Name field specify the .flash file that you either downloaded from the Altera website or created on your own. If there is a software component to the design, specify it in the same manner using the Software File Name field, otherwise leave the Software File Name field blank.
- 3. Click **Upload**. The file takes about 20 seconds to upload.
- 4. To configure the FPGA with the new design after the flash memory upload process is complete, set the USER\_PGM switch (S8.2) to the on position and power cycle the board, or press the PGM\_SEL button (S2) until the PGM 0 LED (D4) is on and the PGM 1 LED (D3) is off and then press the PGM\_CONF button (S1). Refer to Table 6–2 on page 6–5 for information about the PGM LEDs.



As long as you don't overwrite the factory image in the flash memory device, you can continue to use the Board Update Portal to write new designs to the user hardware 1 portion of flash memory. If you do overwrite the factory image, you can restore it by following the instructions in "Restoring the Flash Device to the Factory Settings" on page A–4.

# 6. Board Test System



## Introduction

The kit includes a design example and application called the Board Test System to test the functionality of the Cyclone IV GX transceiver starter board. The application provides an easy-to-use interface to alter functional settings and observe the results. You can use the application to test board components, modify functional parameters, observe performance, and measure power usage. The application is also useful as a reference for designing systems. To install the application, follow the steps in "Installing the Cyclone IV GX Transceiver Starter Kit" on page 3–1.

The application provides access to the following Cyclone IV GX transceiver starter board features:

- General purpose I/O (GPIO)
- SRAM
- Flash memory
- Transceivers
- PCIe

The application allows you to exercise most of the board components. While using the application, you reconfigure the FPGA several times with test designs specific to the functionality you are testing.

A GUI runs on the PC which communicates over the JTAG bus to a test design running in the Cyclone IV GX device. Figure 6–1 shows the initial GUI for a board that is in the factory configuration.





Figure 6–1. Board Test System Graphical User Interface



Several designs are provided to test the major board features. Each design provides data for one or more tabs in the application. The Configure menu identifies the appropriate design to download to the FPGA for each tab.

After successful FPGA configuration, the appropriate tab appears and allows you to exercise the related board features. Highlights appear in the board picture around the corresponding components.

The **Power Monitor** button starts the Power Monitor application that measures and reports current power information for the board. Because the application communicates over the JTAG bus to the MAX II device, you can measure the power of any design in the FPGA, including your own designs.



The Board Test System and Power Monitor share the JTAG bus with other applications like the Nios II debugger and the SignalTap® II Embedded Logic Analyzer. Because the Quartus II programmer uses most of the bandwidth of the JTAG bus, other applications using the JTAG bus might time out. Be sure to close the other applications before attempting to reconfigure the FPGA using the Quartus II Programmer.

# **Preparing the Board**

With the power to the board off, perform the following steps:

- 1. Connect the USB cable to the board.
- 2. Verify the settings for the board settings DIP switch bank (S7 and S8) match Table 4–1 on page 4–2 and Table 4–2 on page 4–3.
- 3. Set the USER\_PGM switch (S8.2) to the on position.
- 4. Turn the power to the board on. The board loads the design stored in the user hardware 1 portion of flash memory into the FPGA. If your board is still in the factory configuration or if you have downloaded a newer version of the Board Test System to flash memory through the Board Update Portal, the design that loads tests accessing the GPIO, Ethernet, SSRAM, and flash memory.



To ensure operating stability, keep the USB cable connected and the board powered on when running the demonstration application. The application cannot run correctly unless the USB cable is attached and the board is on.

# **Running the Board Test System**

To run the application, navigate to the <install dir>\kits\cycloneIVGX\_4cgx15\_starter\examples\board\_test\_system directory and run the BoardTestSystem.exe application.



On Windows, click Start > All Programs > Altera > Cyclone IV GX Transceiver Starter Kit <*version*> > Board Test System to run the application.

A GUI appears, displaying the application tab that corresponds to the design running in the FPGA. The Cyclone IV GX transceiver starter board's flash memory ships preconfigured with the design that corresponds to the **Config**, **GPIO**, **SSRAM**, **Flash**, **and Ethernet** tabs.



If you power up your board with the USER\_PGM switch (S8.2) in the off position, or if you load your own design into the FPGA with the Quartus II Programmer, you receive a message prompting you to configure your board with a valid Board Test System design. Refer to "The Configure Menu" for information about configuring your board.


# **Using the Board Test System**

This section describes each control in the Board Test System application.

# **The Configure Menu**

Each test design tests different functionality and corresponds to one or more application tabs. Use the Configure menu to select the design you want to use. Figure 6–2 shows the Configure menu.

Figure 6-2. The Configure Menu



To configure the FPGA with a test system design, perform the following steps:

- 1. On the Configure menu, click the configure command that corresponds to the functionality you wish to test.
- 2. When configuration finishes, the design begins running in the FPGA. The corresponding GUI application tabs that interface with the design enable.

#### **Board Rework Required**

For the SMA tests to work correctly, you must modify your board. The Ethernet PHY and transceiver SMA connectors use the same transceiver path. The board ships with the transceiver path connected to the Ethernet PHY. A solder modification is required to change the transceiver path from the Ethernet PHY to the transceiver SMA connectors.



To avoid damage to your board, have an experienced technician perform the board modifications.

Table 6–1 shows the required placement of the 0  $\Omega$  resistors and 0.1  $\mu F$  capacitors to enable either the Ethernet PHY or the transceiver SMA connectors.

Table 6-1. Resistor and Capacitor Placement

Loopback Tests	0 $\Omega$ Resistors at R51 and R54 0.1 $\mu\text{F}$ Capacitors at C57 and C60	0 $\Omega$ Resistors at R52 and R53 0.1 $\mu\text{F}$ Capacitors at C58 and C59	
Transceiver SMA (1)	Install	Remove	
Ethernet (2)	Remove	Install	

#### Notes to Table 6-1:

- (1) This configuration routes the transceiver channel to SMA connectors J8, J9, J10 and J11.
- (2) This configuration is the factory default and routes the transceiver channel to the Ethernet PHY.

#### **The General Tab**

The **General** tab shows information about the board's current configuration. Figure 6–1 on page 6–2 shows the **General** tab. The tab displays the contents of the MAX II registers, the JTAG chain, the board's MAC address, the flash memory map, and other details stored on the board.

The following sections describe the controls on the **General** tab.

#### **Board Information**

The **Board information** controls display static information about your board.

- Name—Indicates the official name of the board, given by the Board Test System.
- **Part number**—Indicates the part number of the board.
- **Serial number**—Indicates the serial number of the board.
- **Factory test version**—Indicates the version of the Board Test System currently running on the board.
- **Factory test date**—Indicates the release date of the Board Test System currently running on the board.
- MAX II version—Indicates the version of MAX II code currently running on the board. The MAX II code resides in the <install dir>\kits\cycloneIVGX\_4cgx15\_starter\examples directory. Newer revisions of this code might be available on the Cyclone IV GX Transceiver Starter Kit page of the Altera website.
- MAC address—Indicates the MAC address of the board.


#### **MAX II Registers**

The MAX II registers control allow you to view and change the current MAX II register values as described in Table 6–2. Changes to the register values with the GUI take effect immediately. For example, writing a 0 to SRST resets the board.

Table 6-2. MAX II Registers


Register Name	Read/Write Capability	Description
System Reset (SRST)	Write only	Set to 0 to initiate an FPGA reconfiguration.
Page Select Register (PSR)	Read / Write	Determines which of the pages of flash memory to use for FPGA reconfiguration. The flash memory ships with pages 0 and 1 preconfigured.
Page Select Override (PSO)	Read / Write	When set to 0, the value in PSR determines the page of flash memory to use for FPGA reconfiguration. When set to 1, the value in PSS determines the page of flash memory to use for FPGA reconfiguration.
Page Select Switch (PSS)	Read only	Holds the current value of the iluminated PGM LEDs (D3-D4) based on the following encoding:
		<ul> <li>0 = PGM 0 LED (D4) on and PGM 1 LED (D3) on, and corresponds to the flash memory page for the factory hardware design</li> </ul>
		<ul> <li>1 = PGM 0 LED (D4) on and PGM 1 LED (D3) off, and corresponds to the flash memory page for the user hardware 1 design</li> </ul>
		2 = PGM 0 LED (D4) off and PGM 1 LED (D3) on, and corresponds to the flash memory page for the user hardware 2 design

- **PSO**—Sets the MAX II PSO register. The following options are available:
  - Use PSR—Allows the PSR to determine the page of flash memory to use for FPGA reconfiguration.
  - Use PSS—Allows the PSS to determine the page of flash memory to use for FPGA reconfiguration.
- **PSR**—Sets the MAX II PSR register. The numerical values in the list corresponds to the page of flash memory to load during FPGA reconfiguration. Refer to Table 6–2 for more information.
- **PSS**—Displays the MAX II PSS register value. Refer to Table 6–2 for the list of available options.
- SRST—Resets the system and reloads the FPGA with a design from flash memory based on the other MAX II register values. Refer to Table 6–2 for more information.



#### **JTAG Chain**

The **JTAG** chain devices control shows all the devices currently in the JTAG chain. The Cyclone IV GX device is always the first device in the chain.




#### **Flash Memory Map**

The **Flash memory map** control shows the memory map of the flash memory device on your board.

#### The GPIO Tab

The **GPIO** tab allows you to interact with all the general purpose user I/O components on your board. You can write to the LCD, turn LEDs on or off, and detect push button presses. Figure 6–3 shows the **GPIO** tab.

Figure 6-3. The GPIO Tab



The following sections describe the controls on the **GPIO** tab.

#### **Character LCD**

The **Character LCD** controls allow you to display text strings on the character LCD on your board. Type text in the text boxes and then click **Display**.



If you exceed the 16 character display limit on either line, a warning message appears.

#### **User LEDs**

The **User LEDs** control displays the current state of the user LEDs. Click the Toggle LEDs buttons to turn the board LEDs on and off.


#### **Push Button Switches**

The read-only **Push** button switches control displays the current state of the board user push buttons. Press a push button on the board to see the graphical display change accordingly.

#### The SSRAM Tab

The **SSRAM** tab allows you to read and write SRAM and flash memory on your board. Figure 6–4 shows the **SSRAM** tab.

Figure 6-4. The SSRAM Tab



The following sections describe the controls on the **SSRAM** tab.

#### Read

The **Read** control reads the SSRAM on your board. To see the SSRAM contents, type a starting address in the text box and click **Read**. Values starting at the specified address appear in the table. The SSRAM addresses display in the format the Nios II processor within the FPGA uses, that is, each SSRAM address is offset by 0x00200000. Thus, the first location in SSRAM appears as 0x00200000 in the GUI.



If you enter an address outside of the 0x00200000 to 0x003FFFFF SSRAM address space, a warning message identifies the valid SSRAM address range.


#### Write

The **Write** control writes the SSRAM on your board. To update the SSRAM contents, change values in the table and click **Write**. The application writes the new values to SSRAM and then reads the values back to guarantee that the graphical display accurately reflects the memory contents.

#### The Flash Tab

The **Flash** tab allows you to read and write flash memory on your board. Figure 6–5 shows the **Flash** tab.

Figure 6-5. The Flash Tab



The following sections describe the controls on the Flash tab.

#### Read

The **Read** control reads the flash memory on your board. To see the flash memory contents, type a starting address in the text box and click **Read**. Values starting at the specified address appear in the table. The flash memory addresses display in the format the Nios II processor within the FPGA uses, that is, each flash memory address is offset by 0x08000000. Thus, the first location in flash memory appears as 0x08000000 in the GUI.



If you enter an address outside of the 0x08000000 to 0x08FFFFFF flash memory address space, a warning message identifies the valid flash memory address range.

#### Write

The **Write** control writes the flash memory on your board. To update the flash memory contents, change values in the table and click **Write**. The application writes the new values to flash memory and then reads the values back to guarantee that the graphical display accurately reflects the memory contents.



To prevent overwriting the dedicated portions of flash memory, the application limits the writable flash memory address range to 0x08FE0000 to 0x08FFFFFF (which corresponds to address range 0x00FE0000 - 0x00FFFFFF in the uppermost portion of the user software memory block, as shown in Figure 6–1 on page 6–2 and Table A–1 on page A–1).

#### **CFI Query**

The **CFI Query** control updates the memory table, displaying the CFI ROM table contents from the flash device.

#### Reset

The **Reset** control executes the flash device's reset command and updates the memory table displayed on the **Flash** tab.

#### The Ethernet Tab

The **Ethernet** tab allows you to run an Ethernet application (the Simple Socket Server Test) on your board. Figure 6–6 shows the **Ethernet** tab.

Figure 6-6. The Ethernet Tab



The following sections describe the controls on the **Ethernet** tab.

#### **Start**

The **Start** control initiates the Ethernet application.

#### Reset

The **Reset** control erases the previous session results, resets the test, and redisplays the instructions.

#### **Nios II Terminal Output**

The **Nios II terminal output** control displays output from the application.

#### **Socket Session Menu**

The **Socket session menu** allows you to interactively enter keyboard characters to select menu items. The application responds to the keypress and takes appropriate action.


#### The SMA Tab

The **SMA** tab allows you to run a transceiver SMA loopback test on your board. You can also load the design and use an oscilloscope to measure an eye diagram of the SMA transmit signals. Figure 6–7 shows the **SMA** tab.



Refer to "Board Rework Required" on page 6–4 to ensure your board is set up correctly for this test.

**Figure 6–7.** The SMA Tab



The following sections describe the controls on the **SMA** tab.

#### **Start**

The **Start** control initiates the loopback tests.

#### Stop

The **Stop** control terminates the loopback tests.

#### **Data Pattern**

The **Data pattern** control specifies the type of data contained in the transactions. The following data types are available for analysis:

- PRBS 7—Selects pseudo-random 7-bit sequences.
- PRBS 15—Selects pseudo-random 15-bit sequences.
- PRBS 23—Selects pseudo-random 23-bit sequences.
- PRBS 31—Selects pseudo-random 31-bit sequences.
- PCIe compliance—Selects the repeating 40-bit PCIe compliance pattern: /K28.5/D21.5/K28.5/D10.2/with the first /K28.5/ code group encoded with negative current disparity (0011111010) to conform to the PCIe protocol. The pattern is intended to be a signal loopback to demonstrate signal quality rather than a complete PCIe compliance test.

#### **Data Rate**

The **Data rate** control specifies the speed of the transactions. The following data rates are available for analysis:

- 1.25 Gbps—Selects a 1.25 Gbps transaction data rate.
- 2.5 Gbps—Selects a 2.5 Gbps transaction data rate.

#### **Control Register Settings**

The **Control register settings** controls specify loopback test parameters. The following settings are available for analysis:

■ Serial loopback—Routes signals back to the sender.



When off, use coaxial cables to loop the transceiver transmit signals (J10 and J11) back to the receiver signals (J8 and J9) for the test to work properly.

- VOD—Specifies the voltage output differential of the transmitter buffer.
- **Pre-emphasis**—Specifies the amount of pre-emphasis on the transmitter buffer.
- RX equalizer—Enables the static equalizer.
- **DC gain**—Specifies the boost to incoming signals.

#### **Status**

These controls display current transaction performance analysis information collected since you last clicked **Start**:

- PLL lock—Shows the PLL locked or unlocked state.
- **Pattern sync**—Shows the pattern synced or not synced state. The pattern is considered synced when the start of the data sequence is detected.
- **TX** and **RX** performance bars—Show the percentage of maximum data rate that the requested transactions are able to achieve.
- **Gbps**—Shows the number of gigabits of data analyzed per second for transmit and receive.

#### **Error Control**


The Error control controls track transaction errors detected during analysis:

- **Detected errors**—Displays the number of transaction errors detected in the hardware.
- **Inserted errors**—Displays the number of errors inserted into the transaction stream.
- Insert Error—Inserts a one-word error into the transaction stream each time you click the button. Insert Error is only enabled during transaction performance analysis.
- Clear Errors—Resets the Detected errors and Inserted errors counters to zeros.

#### The PCIe Tab

The **PCIe** tab allows you to run a PCIe loopback test on your board. You can also load the design and use an oscilloscope to measure an eye diagram of the PCIe transmit signals. Figure 6–8 shows the **PCIe** tab.

Figure 6-8. The PCle Tab



The following sections describe the controls on the PCIe tab.

#### Start

The **Start** control initiates the loopback tests.

#### Stop

The **Stop** control terminates the loopback tests.

#### **Data Pattern**

The **Data pattern** control specifies the type of data contained in the transactions. The following data types are available for analysis:

- **PRBS** 7—Selects pseudo-random 7-bit sequences.
- PRBS 15—Selects pseudo-random 15-bit sequences.
- PRBS 23—Selects pseudo-random 23-bit sequences.
- PRBS 31—Selects pseudo-random 31-bit sequences.
- PCIe compliance—Selects the repeating 40-bit PCIe compliance pattern: /K28.5/D21.5/K28.5/D10.2/with the first /K28.5/ code group encoded with negative current disparity (0011111010) to conform to the PCIe protocol. The pattern is intended to be a signal loopback to demonstrate signal quality rather than a complete PCIe compliance test.

#### **Data Rate**

The **Data rate** control specifies the speed of the transactions. The following data rates are available for analysis:

- 1.25 Gbps—Selects a 1.25 Gbps transaction data rate.
- **2.5 Gbps**—Selects a 2.5 Gbps transaction data rate.

#### **Control Register Settings**

The **Control register settings** controls specify loopback test parameters. The following settings are available for analysis:

- **Serial loopback**—Routes signals back to the sender.
- VOD—Specifies the voltage output differential of the transmitter buffer.
- Pre-emphasis—Specifies the amount of pre-emphasis on the transmitter buffer.
- RX equalizer—Enables the static equalizer.
- **DC gain**—Specifies the boost to incoming signals.

#### **Status**

These controls display current transaction performance analysis information collected since you last clicked **Start**:

- PLL lock—Shows the PLL locked or unlocked state.
- Pattern sync—Shows the pattern synced or not synced state. The pattern is considered synced when the start of the data sequence is detected.

- **TX** and **RX** performance bars—Show the percentage of maximum data rate that the requested transactions are able to achieve.
- **Gbps**—Shows the number of gigabits of data analyzed per second for transmit and receive.

#### **Error Control**

The **Error control** controls track transaction errors detected during analysis:

- **Detected errors**—Displays the number of transaction errors detected in the hardware.
- Inserted errors—Displays the number of errors inserted into the transaction stream.
- Insert Error—Inserts a one-word error into the transaction stream each time you click the button. Insert Error is only enabled during transaction performance analysis.
- Clear Errors—Resets the Detected errors and Inserted errors counters to zeros.

### **The Power Monitor**

The Power Monitor measures and reports current power information for the board. To start the application, click **Power Monitor** in the Board Test System application.



You can also run the Power Monitor as a stand-alone application. **Power.exe** resides in the *<install dir>\kits\cycloneIVGX\_4cgx15\_starter\examples\board\_test\_system* directory. On Windows, click **Start > All Programs > Altera > Cyclone IV GX Transceiver Starter Kit** *<version> >* **Power Monitor** to start the application.

The Power Monitor communicates with the MAX II device on the board through the JTAG bus. A power monitor circuit attached to the MAX II device allows you to measure the power that the Cyclone IV GX FPGA device is consuming regardless of the design currently running. Figure 6–9 shows the Power Monitor.




Figure 6-9. The Power Monitor

The following sections describe the Power Monitor controls.

#### **General Information**

The **General information** controls display the following information about the MAX II device:

- MAX II version—Indicates the version of MAX II code currently running on the board. The MAX II code resides in the <install dir>\kits\cycloneIVGX\_4cgx15\_starter\factory\_recovery and <install dir>\kits\cycloneIVGX\_4cgx15\_starter\examples\max2 directories. Newer revisions of this code might be available on the Cyclone IV GX Transceiver Starter Kit page of the Altera website.
- Power rail—Selects the power rail to measure. After selecting the desired rail, click Reset to refresh the screen with new board readings.
  - A table with the power rail is available in the Cyclone IV GX Transceiver Starter Board Reference Manual.

#### **Power Information**

The **Power information** control displays current, maximum, and minimum power readings for the following units:

- mVolt
- mAmp
- mWatt

#### **Power Graph**

The power graph displays the mWatt power consumption of your board over time. The green line indicates the current value. The red line indicates the maximum value read since the last reset. The yellow line indicates the minimum value read since the last reset.

#### **Graph Settings**

The following **Graph settings** controls allow you to define the look and feel of the power graph:

- Scale select—Specifies the amount to scale the power graph. Select a smaller number to zoom in to see finer detail. Select a larger number to zoom out to see the entire range of recorded values.
- **Update speed**—Specifies how often to refresh the graph.

#### Reset

This **Reset** control clears the graph, resets the minimum and maximum values, and restarts the Power Monitor.

# **Calculating Power**

The Power Monitor calculates power by measuring two different voltages with the LT2418 A/D and applying the equation  $P = V \times I$  to determine the power consumption. The LT2418 measures the voltage after the appropriate sense resistor (*Vsense*) and the voltage drop across that sense resistor (*Vdif*). The current (*I*) is calculated by dividing the measured voltage drop across the resistor by the value of the sense resistor (I = Vdif/R). Through substitution, the equation for calculating power becomes  $P = V \times I = Vsense \times (Vdif/R) = (Vsense) \times (Vdif) \times (1/.003)$ .

You can verify the power numbers shown in the Power Monitor with a digital multimeter that is capable of measuring microvolts to ensure you have enough significant digits for an accurate calculation. Measure the voltage on one side of the resistor (the side opposite the power source) and then measure the voltage on the other side. The first measurement is *Vsense* and the difference between the two measurements is *Vdif*. Plug the values into the equation to determine the power consumption.

# **Configuring the FPGA Using the Quartus II Programmer**

You can use the Quartus II Programmer to configure the FPGA with a specific .sof. Before configuring the FPGA, ensure that the Quartus II Programmer and the USB-Blaster driver are installed on the host computer, the USB cable is connected to the transceiver starter board, power to the board is on, and no other applications that use the JTAG chain are running.

To configure the Cyclone IV GX FPGA, perform the following steps:

- 1. Start the Quartus II Programmer.
- 2. Click **Add File** and select the path to the desired **.sof**.
- 3. Turn on the **Program/Configure** option for the added file.
- 4. Click **Start** to download the selected file to the FPGA. Configuration is complete when the progress bar reaches 100%.



Using the Quartus II programmer to configure a device on the board causes other JTAG-based applications such as the Board Test System and the Power Monitor to loose their connection to the board. Restart those applications after configuration is complete.



# A. Programming the Flash Memory Device

## Introduction

As you develop your own project using the Altera tools, you can program the flash memory device so that your own design loads from flash memory into the FPGA on power up. This appendix describes the preprogrammed contents of the common flash interface (CFI) flash memory device on the Cyclone IV GX transceiver starter board and the Nios II EDS tools involved with reprogramming the user portions of the flash memory device.

The Cyclone IV GX transceiver starter board ships with the CFI flash device preprogrammed with a default factory FPGA configuration for running the Board Update Portal design example and a default user configuration for running the Board Test System demonstration. There are several other factory software files written to the CFI flash device to support the Board Update Portal. These software files were created using the Nios II EDS, just as the hardware design was created using the Quartus II software.



For more information about Altera development tools, refer to the Design Software page of the Altera website.

# **CFI Flash Memory Map**

Table A–1 shows the default memory contents of the 128 Mb Numonyx JS28F128P33BF CFI flash device. For the Board Update Portal to run correctly and update designs in the user memory, this memory map must not be altered.

Table A-1. Byte Address Flash Memory Map

Block Description	Size	Address Range
User software	8,192 KB	0x00800000 - 0x00FFFFFF
Factory software	4,096 KB	0x00400000 - 0x0079FFFF
zipfs (html, web content)	2,432 KB	0x001A0000 - 0x003FFFFF
User hardware 2	512 KB	0x00120000 - 0x0019FFFF
User hardware 1	512 KB	0x000A0000 - 0x0011FFFF
Factory hardware	512 KB	0x00020000 - 0x0009FFFF
PFL option bits	32 KB	0x00018000 - 0x0001FFFF
Board information	32 KB	0x00010000 - 0x00017FFF
Ethernet option bits	32 KB	0x00008000 - 0x0000FFFF
User design reset vector	32 KB	0x00000000 - 0x00007FFF



Altera recommends that you do not overwrite the factory hardware and factory software images unless you are an expert with the Altera tools. If you unintentionally overwrite the factory hardware or factory software image, refer to "Restoring the Flash Device to the Factory Settings" on page A–4.

# **Preparing Design Files for Flash Programming**

You can obtain designs containing prepared **.flash** files from the Cyclone IV GX Transceiver Starter Kit page of the Altera website or create **.flash** files from your own custom design.

The Nios II EDS **sof2flash** command line utility converts your Quartus II-compiled **.sof** into the **.flash** format necessary for the flash device. Similarly, the Nios II EDS **elf2flash** command line utility converts your compiled and linked Executable and Linking Format File (**.elf**) software design to **.flash**. After your design files are in the **.flash** format, use the Board Update Portal or the Nios II EDS **nios2-flash-programmer** utility to write the **.flash** files to the user hardware 1 and user software locations of the flash memory.



For more information about Nios II EDS software tools and practices, refer to the Embedded Software Development page of the Altera website.

## **Creating Flash Files Using the Nios II EDS**

If you have an FPGA design developed using the Quartus II software, and software developed using the Nios II EDS, follow these instructions:

- On the Windows Start menu, click All Programs > Altera > Nios II EDS > Nios II Command Shell.
- 2. In the Nios II command shell, navigate to the directory where your design files reside and type the following Nios II EDS commands:
  - For Quartus II .sof files:

 $\label{local-cont} $$ sof2flash --input=<yourfile>_hw.sof --output=<yourfile>_hw.flash --offset=0x000A0000 --pfl -optionbit=0x00018000 --programmingmode=PS- \\ $$$ 

■ For Nios II .elf files:

The resulting .flash files are ready for flash device programming. If your design uses additional files such as image data or files used by the runtime program, you must first convert the files to .flash format and concatenate them into one .flash file before using the Board Update Portal to upload them.



The Board Update Portal standard **.flash** format conventionally uses either *<filename>\_hw.flash* for hardware design files or *<filename>\_sw.flash* for software design files.

# **Programming Flash Memory Using the Board Update Portal**

Once you have the necessary **.flash** files, you can use the Board Update Portal to reprogram the flash memory. Refer to "Using the Board Update Portal to Update User Designs" on page 5–2 for more information.



If you have generated a **.sof** that operates without a software design file, you can still use the Board Update Portal to upload your design. In this case, leave the **Software File Name** field blank.

# **Programming Flash Memory Using the Nios II EDS**

The Nios II EDS offers a **nios2-flash-programmer** utility to program the flash memory directly. To program the **.flash** files or any compatible S-Record File (**.srec**) to the board using **nios2-flash-programmer**, perform the following steps:

- 1. Set the USER\_PGM switch (S8.2) to the off position to load the Board Update Portal design from flash memory on power up.
- 2. Attach the USB-Blaster cable and power up the board.
- 3. If the board has powered up and the LCD displays either "Connecting..." or a valid IP address (such as 152.198.231.75), proceed to step 8. If no output appears on the LCD or if the CONF DONE LED (D2) does not illuminate, continue to step 4 to load the FPGA with a flash-writing design.
- 4. Launch the Quartus II Programmer to configure the FPGA with a **.sof** capable of flash programming. Refer to "Configuring the FPGA Using the Quartus II Programmer" on page 6–19 for more information.
- 5. Click **Add File** and select <*install* dir>\kits\cycloneIVGX\_4cgx15\_starter\factory\_recovery\c4gx15\_starter\_bup.s of.
- 6. Turn on the **Program/Configure** option for the added file.
- 7. Click **Start** to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The CONF DONE LED (D2) and the four user LEDs (D5-D8) illuminate indicating that the flash device is ready for programming.
- 8. On the Windows Start menu, click **All Programs** > **Altera** > **Nios II EDS** > **Nios II** Command Shell.
- 9. In the Nios II command shell, navigate to the *<install* dir>\kits\cycloneIVGX\_4cgx15\_starter\factory\_recovery directory (or to the directory of the .flash files you created in "Creating Flash Files Using the Nios II EDS" on page A–2) and type the following Nios II EDS command:

```
nios2-flash-programmer --base=0x08000000 <yourfile>_hw.flash ←
```

10. After programming completes, if you have a software file to program, type the following Nios II EDS command:

```
nios2-flash-programmer --base=0x08000000 <yourfile>_sw.flash
```

11. Set the USER\_PGM switch (S8.2) to the on position and power cycle the board, or press the PGM\_SEL button (S2) until the PGM 0 LED (D4) is on and the PGM 1 LED (D3) is off and then press the PGM\_CONF button (S1) to load and run the user hardware 1 design.

Programming the board is now complete.



For more information about the **nios2-flash-programmer** utility, refer to the *Nios II Flash Programmer User Guide*.

# **Restoring the Flash Device to the Factory Settings**

This section describes how to restore the original factory contents to the flash memory device on the transceiver starter board. Make sure you have the Nios II EDS installed, and perform the following instructions:

- 1. Set the board switches to the factory default settings described in "Factory Default Switch Settings" on page 4–2.
- 2. Launch the Quartus II Programmer to configure the FPGA with a **.sof** capable of flash programming. Refer to "Configuring the FPGA Using the Quartus II Programmer" on page 6–19 for more information.
- Click Add File and select <install dir>\kits\cycloneIVGX\_4cgx15\_starter\factory\_recovery\c4gx15\_starter\_bup.s of.
- 4. Turn on the **Program/Configure** option for the added file.
- 5. Click **Start** to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The CONF DONE LED (D2) and the four user LEDs (D5-D8) illuminate indicating that the flash device is ready for programming.
- On the Windows Start menu, click All Programs > Altera > Nios II EDS > Nios II
  Command Shell.
- 7. In the Nios II command shell, navigate to the *<install* dir>\kits\cycloneIVGX\_4cgx15\_starter\factory\_recovery directory and type the following command to run the restore script:

```
./restore.sh ←
```

Restoring the flash memory might take several minutes. Follow any instructions that appear in the Nios II command shell.

- 8. After all flash programming completes, cycle the POWER switch (SW1) off then on.
- 9. Using the Quartus II Programmer, click **Add File** and select *<install dir>*\kits\cycloneIVGX\_4cgx15\_starter\factory\_recovery\c4gx15\_starter\_bup.s of.
- 10. Turn on the **Program/Configure** option for the added file.
- 11. Click **Start** to download the selected configuration file to the FPGA. Configuration is complete when the progress bar reaches 100%. The CONF DONE LED (D2) and the four user LEDs (D5-D8) illuminate indicating the flash memory device is now restored with the factory contents.
- 12. Cycle the POWER switch (SW1) off then on to load and run the restored factory design.
- 13. The restore script cannot restore the board's MAC address automatically. In the Nios II command shell, type the following Nios II EDS command:

```
nios2-terminal ←
```

and follow the instructions in the terminal window to generate a unique MAC address.



To ensure that you have the most up-to-date factory restore files and information about this product, refer to the Cyclone IV GX Transceiver Starter Kit page of the Altera website.

# **Restoring the MAX II CPLD to the Factory Settings**

This section describes how to restore the original factory contents to the MAX II CPLD on the transceiver starter board. Make sure you have the Nios II EDS installed, and perform the following instructions:

1. Set the board switches to the factory default settings described in "Factory Default Switch Settings" on page 4–2.



Setting DIP switch S8.3 to the off position includes the MAX II device in the JTAG chain.

- 2. Launch the Quartus II Programmer.
- 3. Click **Auto Detect**.
- 4. Click **Add File** and select <*install* dir>\kits\cycloneIVGX\_4cgx15\_starter\factory\_recovery\max2.pof.
- 5. Turn on the **Program/Configure** option for the added file.
- 6. Click **Start** to download the selected configuration file to the MAX II CPLD. Configuration is complete when the progress bar reaches 100%.



To ensure that you have the most up-to-date factory restore files and information about this product, refer to the Cyclone IV GX Transceiver Starter Kit page of the Altera website.



# **Revision History**

The following table displays the revision history for this user guide.

Date & Document Version	Changes Made	Summary of Changes
March 2010	Initial release.	_
v1.0		

# **How to Contact Altera**

For the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Non-technical support (General)	Email	nacomp@altera.com
(Software Licensing)	Email	authorization@altera.com

#### Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

# **Typographic Conventions**

This document uses the typographic conventions shown in the following table.

Visual Cue	Meaning	
Bold Type with Initial Capital Letters	Indicates command names, dialog box titles, dialog box options, and other GUI labels. For example, <b>Save As</b> dialog box.	
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, and software utility names. For example, \qdesigns directory, d: drive, and chiptrip.gdf file.	
Italic Type with Initial Capital Letters	Indicates document titles. For example, AN 519: Stratix IV Design Guidelines.	
Italic type	Indicates variables. For example, $n + 1$ .	
	Variable names are enclosed in angle brackets (< >). For example, <file name=""> and <project name="">.pof file.</project></file>	
Initial Capital Letters	Indicates keyboard keys and menu names. For example, Delete key and the Options menu.	

Visual Cue	Meaning
"Subheading Title"	Quotation marks indicate references to sections within a document and titles of Quartus II Help topics. For example, "Typographic Conventions."
Courier type	Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. Active-low signals are denoted by suffix n. For example, resetn.
	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.
	Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).
1., 2., 3., and a., b., c., and so on.	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.
• •	Bullets indicate a list of items when the sequence of the items is not important.
	The hand points to information that requires special attention.
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.
4	The angled arrow instructs you to press Enter.
••	The feet direct you to more information about a particular topic.