

# LUPA 4000: 4 Megapixel CMOS Image Sensor

#### **Features**

- 2048 × 2048 active pixels
- 12-µm × 12-µm square pixels
- 24.6-mm × 24.6-mm optical format
- Monochrome or color digital output
- 15 frames per second (fps) at full resolution
- Pipelined global shutter
- Random programmable region of interest (ROI) readout and subsampling modes
- Serial peripheral interface (SPI)
- Operational range: 0 °C to 60 °C
- 127-pin PGA package
- 220-mW power dissipation

# **Applications**

- Intelligent traffic system
- High speed machine vision


#### Overview

The LUPA 4000 is a CMOS image sensor (CIS) with a 4.0 megapixel resolution 2048 × 2048 pixel format.

This document describes the interfacing and driving of the LUPA 4000 image sensor. This 4 megapixel CMOS active pixel sensor features synchronous shutter and a maximal frame rate of 15 fps in full resolution. The readout speed can be boosted by sub-sampling and windowed ROI readout. High dynamic range scenes can be captured using the double and multiple slope functionality.

The sensor uses a 3-wire SPI and is housed in a 127-pin ceramic PGA package. The LUPA 4000 is available in mono and color option.

Figure 1. LUPA 4000 Photo



# **Ordering Information**

Marketing Part Number	Description	Package
CYIL1SM4000AA-GDC	Mono with Glass	127-pin PGA
CYIL1SC4000AA-GDC	Color with Glass	127-μπτ σΑ
CYIL1SM4000-EVAL	Mono demo kit	Demo Kit

Note Refer to Ordering Code Definition on page 26 for more information.

# CYIL1SM4000AA



# **Contents**

Features	1
Applications	1
Overview	1
Ordering Information	1
Specifications	3
Key Specifications	3
Absolute Maximum Ratings	3
Absolute Maximum Ratings	3
Electrical Specifications	4
Overview	5
Color Filter Array	5
Sensor Architecture	6
Image Core	6
Output Amplifier	6
Pixel Array Drivers	
Column Amplifiers	7
Analog-to-Digital Converter	7
Operating Modes	8
Global Shutter Mode	
Non Destructive Readout (NDR)	
Operation and Signaling	9
Power Supplies and Ground	
Biasing and Analog Signals	1
Pixel Array Signals	1

Digital Signals	11
Test Signals	12
Frame Rate and Windowing	12
Timing and Readout of Image Sensor	
Timing of Pixel Array	
Readout of Image Sensor	14
Serial Peripheral Interface	19
Pin List	20
Package Drawing	24
Bonding Diagram	
Glass Lid	26
Handling Precautions	26
Limited Warranty	
Return Material Authorization (RMA)	
Ordering Code Definition	26
Acronyms	
Glossary	28
Appendix A: LUPA 4000 Evaluation System	
Appendix B: Frequently Asked Questions	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	



# **Specifications**

# **Key Specifications**

#### General Specifications

Parameter	Specification
Active pixels	2048 × 2048
Pixel size	12 μm × 12 μm
Optical format	24.6 mm × 24.6 mm
Pixel type	Global shutter pixel architecture
Shutter type	Pipelined global shutter
Master clock	33 MHz
Windowing (ROI)	Randomly programmable ROI
Readout	Windowed and subsampled readout possible
Power dissipation	200 mW
Package type	127 PGA

#### Electro-optical Specifications

Parameter	Specification
Frame rate	15 fps at full resolution
Conversion gain	11.5 μV/e <sup>-</sup>
Responsivity at 550 nm	1550 (V/s)/(W/m <sup>2</sup> )
Fill factor (FF)	37.5%
Parasitic light sensitivity	<1/7600 at 550 nm
Full well charge	95700 e <sup>-</sup>
Quantum efficiency (QE)	36% (QE × FF)
Fixed pattern noise (FPN)	16 mV
Photo response nonuniformity (PRNU)	3% of signal
Dynamic range	66 dB (single slope), 90 dB (multiple slope)
Dark signal	22 mV/s at +20 °C with 50 ms integration time
Dark signal doubling temperature	8.65 °C

### **Absolute Maximum Ratings**

Absolute Maximum Ratings<sup>[1]</sup>

Symbol	Description	Min	Max	Units
ABS (2.5-V supply group)	ABS rating for 2.5-V supply group	-0.5	2.9	V
ABS (3.3-V supply group)	ABS rating for 3.3-V supply group	-0.5	4.0	V
T <sub>J</sub> <sup>[2]</sup>	Operating temperature range	0	60	°C
T <sub>S</sub> <sup>[3]</sup>	Storage temperature range	20	40	°C
	Storage humidity range	30	60	%RH
Electrostatic discharge (ESD) <sup>[3]</sup>	Human body model (HBM)	See Note [4]		
	Charged device model (CDM)			
Latch-up	Latch-up rating	See Note [5]		

- Absolute maximum ratings are limits beyond which damage may occur. Exceeding the maximum ratings may impair the useful life of the device.
   Operating ratings are conditions at which operation of the device is intended to be functional.

- Cypress recommends that customers become familiar with, and follow the procedures in, JEDEC Standard JESD625-A. Refer to Application Note AN52561.
   The LUPA 4000 complies with JESD22-A114 HBM Class 0 and JESD22-C101 Class I. It is recommended that extreme care be taken while handling these devices to avoid damages due to ESD event.
   The LUPA 4000 does not have latch-up protection.

Document Number: 38-05712 Rev. \*F



### **Electrical Specifications**

Power Supply Ratings

Limits in bold apply for T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, all other limits T<sub>J</sub> = +30 °C  $^{[6,~8]}$ 

Parameter	Description	Min	Тур	Max <sup>[7]</sup>	Units
Power Supp	ly Parameters	•	-		
Vdd	Core digital supply	-10%	2.5	+10%	V
ldd	Core digital current	_	1	200	mA
Vaa	Analog supply voltage	-10%	2.5	+10%	V
laa	Analog supply current	_	7	50	mA
Vpix	Pixel supply voltage	-5%	2.6	+5%	V
lpix	Pixel supply current	_	12	500	mA
Voo	Output stage power supply	-10%	2.5	+10%	V
loo	Output stage current	_	20	-	mA
Va3	Column readout module supply	-1%	3.3	+1%	V
la3	Column readout module current	_	10	50	mA
Vmem_I	Power supply memory element (low level)	-5%	2.6	+5%	V
Imem_I	Power supply memory element current (low level)	_	1	200	mA
Vmem_h	Power supply memory element (high level)	-5%	3.3	+5%	V
Imem_h	Power supply memory element current (high level)	_	1	200	mA
Vres	Power supply to reset drivers	-5%	3.5	+5%	V
Ires	Power supply current to reset drivers	_	1	200	mA
Vres_ds	Power supply to multiple slope drivers	-5%	2.5	+5%	V
Ires_ds	Power supply current to multiple slope drivers	_	1	200	mA
Vpre_I	Power supply for pre-charge off-state	-0.4	0	0	V
Vddd	Digital supply to ADC drivers	-10%	2.5	+10%	V
lddd	Digital supply current to ADC drivers	_	1	200	mA
Vdda	Analog supply to ADC drivers	-5%	2.5	+5%	V
Idda	Analog supply current to ADC drivers	_	1	200	mA
Pd	Total power consumption	_	200	_	mW
Sensor Requ	uirements				
fps	Frame rate at full resolution (global shutter)	_	-	15	fps
fps_roi1	Xres × Yres = 1024 × 2048	_	-	31	fps
fps_roi2	Xres × Yres = 1024 × 1024	_		62	fps
fps_roi3	Xres × Yres = 640 × 480	_	-	210	fps
FOT	Frame overhead time	_	5	_	μs
ROT	Row overhead time (can be further reduced)	_	200	_	ns

Document Number: 38-05712 Rev. \*F Page 4 of 32

All parameters are characterized for DC conditions after thermal equilibrium is established.
 The maximum currents are peak currents which occur once per frame.
 This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is recommended that normal precautions. be taken to avoid application of any voltages higher than the maximum rated voltages to this high-impedance circuit.



#### Overview


The LUPA 4000 CMOS active pixel sensor features a global shutter with a maximum frame rate of 15 fps in full resolution. The readout speed is boosted by sub sampling and the windowed ROI readout. High dynamic range scenes can be captured using the multiple slope functionality. Subsampling reduces resolution while maintaining the constant field of view and an increased frame rate.

The sensor uses a 3-wire SPI. It requires only one master clock for operation up to 15 fps. The sensor is available in a monochrome version or Bayer (RGB) patterned color filter array. It is placed in a 127-pin ceramic PGA package.

#### **Color Filter Array**


The color version of LUPA 4000 is available in Bayer (RGB) patterned color filter array. The orientation of RGB is shown in Figure 2.

Figure 2. Color Filter Array



The spectral response for the mono and color device is shown in Figure 3.

Figure 3. Spectral Response Curve for Mono and Color



Document Number: 38-05712 Rev. \*F Page 5 of 32



#### Sensor Architecture

The LUPA 4000 architecture is shown in Figure 4.


#### **Image Core**

The image core consists of a pixel array, one X-addressing and two Y-addressing registers (only one drawn), pixel array drivers, and column amplifiers.

The active pixel area is read out in progressive scan by one or two output amplifiers. The output amplifiers operate at a nomimal speed of 66-MHz pixel rate, or 33-MHz pixel rate if two output amplifiers are used to read out the imager. The image sensor is designed for operation up to 66 MHz.

The structure allows having a programmable addressing in the x-direction and y-direction in steps of two. Only even start addresses in x-direction and y-direction are possible. The starting point of the address can be uploaded using the SPI.

Figure 4. Block Diagram of Image Sensor




#### **Output Amplifier**

The sensor has two output amplifiers. A single amplifier can be operated at 66 Mpixels/sec to bring the whole pixel array of 2048 by 2048 pixels at the required frame rate. The second output amplifier can be enabled in parallel if the clock frequency is decreased to 33 Msamples/sec. Using only one output-stage, the output signal is the result of multiplexing between the two internal buses. When using two output-stages, both outputs are in phase.

Each output-stage has two outputs. One output is the pixel signal; the second output is a DC signal, which offset can be programmed using a 7-bit word. The DC signal is used for common mode rejection between the two signals. The disadvantage is an increase in power dissipation. However, this can be reduced by setting the highest DAC voltage using the SPI.

Figure 5. Output Stage Architecture.



The output voltage of Output1 is between 1.3 V (dark level) and 0.3 V (white level) and depends on process variations and voltage supply settings. The output voltage of Output2 is determined by the DAC.

Document Number: 38-05712 Rev. \*F Page 6 of 32



#### **Pixel Array Drivers**

The image sensor has on-chip drivers for the pixel array signals. The driving on system level is easy and flexible; the maximum currents applied to the sensor are also controlled on-chip. This means that the charging on sensor level is fixed; the sensor cannot be overdriven externally. The operation of the on-chip drivers is explained in Timing and Readout of Image Sensor on page 13.

#### **Column Amplifiers**

The column amplifiers are designed for minimum power dissipation and minimum loss of signal, resulting in multiple biasing signals.

The column amplifiers have an integrated 'voltage-averaging' feature. In the voltage-averaging mode, the voltage average between two columns is read out. In this mode, only 2:1 pixels must be read out.

To achieve the voltage-averaging mode, an additional external digital signal called voltage-averaging is required in combination with a bit from the SPI.

#### **Analog-to-Digital Converter**

The LUPA 4000 has two 10-bit flash ADCs running nominally at 10 Msamples/s. The ADC block is electrically separated from the image sensor. The inputs of the ADC must be tied externally to the outputs of the output amplifiers. If the internal ADC is not used, then the power supply pins to the ADC and the I/Os must be grounded.

Even in this configuration, the internal ADCs are not able to sustain the 66 Mpixel/sec provided by the output amplifier when run at full speed.

One ADC samples the even columns and the second ADC samples the odd columns. Although the input range of the ADC

is between 1 V and 2 V and the output range of the analog signal is between 0.3 V and 1.3 V, the analog output and digital input may be tied to each other directly. This is possible because there is an on-chip level-shifter located in front of the ADC to lift up the analog signal to the ADC range.

#### Errata for Internal ADCs

Use external ADCs due to the limitation of the internal ADC clock, not operational at system clock. No fix is intended to resolve this limitation.


**Table 1. ADC Specifications** 

Parameter	Specification
Input range	1 V to 2 V <sup>[9]</sup>
Quantization	10 bits
Nominal data rate	10 Msamples/s
Differential nonlinearity (DNL) - linear conversion mode	Typ < 0.4 LSB RMS
Integral nonlinearity (INL) - linear conversion mode	Typ < 3.5 LSB
Input capacitance	< 2 pF
Power dissipation at 33 MHz	50 mW
Conversion law	Linear/Gamma-corrected

#### ADC Timing

The ADC converts the pixel data on the falling edge of the ADC\_CLOCK, but it takes two clock cycles before this pixel data is at the output of the ADC. This pipeline delay is shown in Figure 6.

Figure 6. ADC Timing



First value at output

#### Note


Document Number: 38-05712 Rev. \*F Page 7 of 32

<sup>9.</sup> The internal ADC range is typically 50 mV lower than the external applied ADC\_VHIGH and ADC\_VLOW voltages due to voltage drops over parasitic internal resistors in the ADC.



#### Setting ADC Reference Voltages

Figure 7. Internal and External ADC Connections



The internal resistor  $R_{ADC}$  has a value of approximately 300  $\Omega$ . The value of this resistor is not tested at sort or at final test. Some modification may be required as the recommended resistors in Figure 7 are determined by trade-off between speed and power consumption.

Resistor	Typical Value (Ω)
R <sub>ADC_VHIGH</sub>	75
R <sub>ADC</sub>	300
R <sub>ADC_VLOW</sub>	220


# **Operating Modes**

The LUPA 4000 sensor operates in the global shutter mode.

#### **Global Shutter Mode**

In the global shutter mode, light integration takes place on all pixels in parallel, although subsequent readout is sequential. Figure 8 shows the integration and readout sequence for the synchronous shutter. All pixels are light sensitive at the same period of time. The whole pixel core is reset simultaneously; after the integration time, all pixel values are sampled together on the storage node inside each pixel. The pixel core is read out line by line after integration. Note that the integration and readout can occur in parallel or sequentially.


Figure 8. Global Shutter Operation



#### Pipelined Global Shutter

In pipelined global shutter mode, the integration and readout are done in parallel. Images are continuously read and integration of frame N is ongoing during readout of the previous frame N-1. The readout of every frame starts with an FOT, during which the analog value on the pixel diode is transferred to the pixel memory element. After the FOT, the sensor is read out line by line and the readout of each line is preceded by the ROT. Figure 9 shows the exposure and readout timeline in pipelined global shutter mode.

Figure 9. Integration and Readout for Pipelined Shutter




Document Number: 38-05712 Rev. \*F Page 8 of 32



#### Non Destructive Readout (NDR)

The sensor can also be read out in a non destructive way. After a pixel is initially reset, it can be read multiple times without resetting. The initial reset level and all intermediate signals can be recorded. High light levels saturate the pixels quickly, but a useful signal is obtained from the early samples. For low light levels, use the latest samples.

Figure 10. Principle of NDR



An active pixel array is read multiple times and reset only once. The external system intelligence takes care of the interpretation of the data. Table 2 summarizes the advantages and disadvantages of non-destructive readout.

Table 2. Advantages and Disadvantages of NDR

Advantages	Disadvantages
Low noise, because it is true corrrlated double sampling (CDS).	System memory required to record the reset level and the intermediate samples.
High sensitivity, because the conversion capacitance is kept low.	Requires multiples readings of each pixel, thus higher data throughput.
High dynamic range, because the results includes signal for short and long integrations times.	Requires system level digital calculations.

#### Operation and Signaling

The signals are classified into the following groups:

- Power supplies and grounds
- Biasing and analog signals
- Pixel array signals
- Digital signals
- Test signals

#### **Power Supplies and Ground**

Every module on chip including column amplifiers, output stages, digital modules, and drivers has its own power supply and ground. Off chip, the grounds can be combined, but not all power supplies may be combined. This results in several different power supplies, but this is required to reduce electrical cross-talk and improve shielding, dynamic range, and output swing.

On chip, the ground lines of every module are kept separately to improve shielding and electrical cross talk between them.

An overview of the supplies is given in Electrical Specifications on page 4. The maximum currents mentioned in the specifications table are peak currents which occur once per frame (except for Vres\_ds in multiple slope mode). All power supplies should be able to deliver these currents except for Vmem\_I and Vpre\_I, which must be able to sink this current.

The maximum peak current for Vpix should not be higher than 500 mA. Note that no power supply filtering on chip is implemented and noise on these power supplies can contribute immediately to the noise on the signal. The voltage supplies Vpix and Vaa must be noise free.

#### Startup Sequence

The LUPA 4000 goes in latch-up (draw high current) when all power supplies are turned on simultaneously. The sensor comes out of latch-up and starts working normally as soon as it is clocked. A power supply current limit of 400 mA is recommended to avoid damage to the sensor. Avoid the time that the device is in the latch-up state, so clocking of the sensor should start as soon as the system is turned on.

To avoid latch-up of the sensor, follow this sequence:

- 1. Apply Vdd
- Apply clocks and digital pulses to the sensor to count 1024 clock\_x and 2048 clock\_y pulses to empty the shift registers
- 3. Apply other supplies

Document Number: 38-05712 Rev. \*F Page 9 of 32



#### **Biasing and Analog Signals**

The expected analog output levels are between 0.3 V for a white, saturated, pixel and 1.3 V for a black pixel.

There are two output stages, each consisting of two output amplifiers, resulting in four outputs. One output amplifier is used for the analog signal resulting from the pixels. The second amplifier is used for a DC reference signal. The DC level from the buffer is defined by a DAC, which is controlled by a 7-bit word downloaded in the SPI. Additionally, an extra bit in the SPI defines if one or two output stages are used.

Table 3 summarizes the biasing signals required to drive this image sensor. To optimize biasing of column amplifiers to power dissipation, several biasing resistors are required. This optimisation results in an increase of signal swing and dynamic range.

Table 3. Overview of Bias Signals

Signal	Comment	Related Module	DC Level
Out_load	Connect with 60 KΩ to Voo and capacitor of 100 nF to Gnd	Output stage	0.7 V
dec_x_load	Connect with 2 M $\Omega$ to Vdd and capacitor of 100 nF to Gnd	X-addressing	0.4 V
muxbus_load	Connect with 25 KΩ to Vaa and capacitor of 100 nF to Gnd	Multiplex bus	0.8 V
nsf_load	Connect with 5 KΩ to Vaa and capacitor of 100 nF to Gnd	Column amplifiers	1.2 V
uni_load_fast	Connect with 10 KΩ to Vaa and capacitor of 100 nF to Gnd	Column amplifiers	1.2 V
uni_load	Connect with 1 $M\Omega$ to Vaa and capacitor of 100 nF to Gnd	Column amplifiers	0.5 V
pre_load	Connect with 3 K $\Omega$ to Vaa and capacitor of 100 nF to Gnd	Column amplifiers	1.4 V
col_load	Connect with 1 $M\Omega$ to Vaa and capacitor of 100 nF to Gnd	Column amplifiers	0.5 V
dec_y_load	Connect with 2 M $\Omega$ to Vdd and capacitor of 100 nF to Gnd	Y-addressing	0.4 V
psf_load	Connect with 1 $M\Omega$ to Vaa and capacitor of 100 nF to Gnd	Column amplifiers	0.5 V
precharge_bias	Connect with 1 k $\Omega$ to Vdd and capacitor of at least 200 nF to Gnd	Pixel drivers	1.4 V

Each biasing signal determines the operation of a corresponding module in the sense that it controls speed and dissipation. Some modules have two biasing resistors: one to achieve the high speed and another to minimize power dissipation.

#### **Pixel Array Signals**

The pixel array of the image sensor requires digital control signals and several different power supplies. This section explains the relation between the control signals and the applied supplies, and the internal generated pixel array signals.

Figure 11 illustrates the internal generated pixel array signals: Reset, Sample, Precharge, Vmem, and Row\_select. These are internal generated signals derived by on-chip drivers from external applied signals. Row\_select is generated by the y-addressing and is not discussed in this section.

**Reset:** Resets the pixel and initiates the integration time. If reset is high, then the photodiode is forced to a certain voltage. This depends on Vpix (pixel supply) and the high level of reset signal. The higher these signals or supplies, the higher the voltage-swing. The limitation on the high level of reset and Vpix is 3.3 V. It does not help to increase Vpix without increasing the

reset level. The opposite is true. Additionally, it is the reset pulse that also controls the dual or multiple slope feature inside the pixel. By giving a reset pulse during integration, but not at full reset level, the photodiode is reset to a new value, only if this value is decreased due to light illumination.

The low level of reset is 0 V, but the high level is 2.5 V or higher (3.3 V) for the normal reset and a lower (<2.5 V) level for the multiple slope reset.

**Precharge:** Precharge serves as a load for the first source follower in the pixel and is activated to overwrite the current information on the storage node by the new information on the photodiode. Precharge is controlled by an external digital signal between 0 V and 2.5 V.

**Sample:** Samples the photodiode information onto the memory element. This signal is also a standard digital level between 0 V and 2.5 V.

**Vmem:** This signal increases the information on the memory element with a certain offset. This increases the output voltage variation. Vmem changes between Vmem\_I (2.5 V) and Vmem\_h (3.3 V).

Document Number: 38-05712 Rev. \*F Page 10 of 32






Figure 11. Internal Timing of Pixel

In Figure 11, levels are defined by the pixel array voltage supplies; for correct polarities of the signals see Table 4. The signals in Figure 11 are generated from the on-chip drivers. These on-chip drivers need two types of signals to generate the exact type of signal. It needs digital control signals between 0 V and 3.3 V (internally converted to 2.5 V) with normal driving capability and power supplies. The control signals are required to indicate when they must occur and the power supplies indicate the level.

Vmem is made of a control signal Mem\_hl and 2 supplies Vmem\_h and Vmem\_l. If the signal Mem\_hl is the logic '0' than the internal signal Vmem is low, if Mem\_hl is logic '1' the internal signal Vmem is high.

Reset is made with two control signals, Reset and Reset\_ds, and two supplies, Vres and Vres\_ds. Depending on the signal that becomes active, the corresponding supply level is applied to the pixel.

Table 4 summarizes the relation between the internal and external pixel array signals.

Table 4. Overview of Internal and External Pixel Array Signals

Internal Signal	Vlow	Vhigh	External Control Signal	Low DC Level	High DC Level
Precharge	0	0.45 V	Precharge (AL)	Vpre_I	Controlled by bias-resistor
Sample	0	2.5 V	Sample (AL)	Gnd	Vdd
Reset	0	2.5 V to 3.3 V	Reset (AH) and Reset_ds (AH)	Gnd	Vres and Vres_ds
Vmem	2.0 V to 2.5 V	2.5 V to 3.3 V	Mem_hl (AL)	Vmem_I	Vmem_h

For dual slope operation, give a second reset pulse to a lower reset level during integration. This is done by the control signal Reset\_ds and by the power supply Vres\_ds that defines the level to which the pixel must be reset.

Note that Reset is dominant over Reset\_ds, which means that the high voltage level is applied for reset, if both pulses occur at the same time.

Multiple slopes are possible having multiple Reset\_ds pulses with a lower Vres\_ds level for each pulse given within the same integration time.

The rise and fall times of the internal generated signals are not very fast (200 ns). In fact they are made rather slow to limit the maximum current through the power supply lines (Vmem\_h, Vmem\_I, Vres, Vres\_ds, Vdd). Current limitation of those power supplies is not required. However, limit the currents to not higher than 400 mA.

The power supply Vmem\_I must be able to sink this current because it must be able to discharge the internal capacitance from the level Vmem\_h to the level Vmem\_I. The external control signals should be capable of driving input capacitance of about 10 pF.

## **Digital Signals**

The digital signals control the readout of the image sensor. These signals are:

- Sync\_y (AH<sup>[10]</sup>): Starts the readout of the frame. This pulse synchronises the y-address register: active high. This signal is also the end of the frame or window and determines the window width.
- Clock\_y (AH<sup>[10]</sup>): Clock of the y-register. On the rising edge of this clock, the next line is selected.
- Sync\_x (AH<sup>[10]</sup>): Starts the readout of the selected line at the address defined by the x-address register. This pulse synchronises the x-address register: active high. This signal is also the end of the line and determines the window length.
- Clock\_x (AH<sup>[10]</sup>): Determines the pixel rate. A clock of 33 MHz is required to achieve a pixel rate of 66 MHz.
- Spi\_data (AH<sup>[10]</sup>): Data for the SPI.
- Spi\_clock (AH<sup>[10]</sup>): Clock of the SPI. This clock downloads the data into the SPI register.
- Spi\_load (AH<sup>[10]</sup>): When the SPI register is uploaded, then the data is internally available on the rising edge of SPI\_load.

Document Number: 38-05712 Rev. \*F Page 11 of 32



- Sh\_kol (AL<sup>[11]</sup>): Control signal of the column readout. It is used in sample and hold mode and binning mode.
- Norowsel (AH<sup>[10]</sup>): Control signal of the column readout (see Timing and Readout of Image Sensor).
- Pre\_col (AL<sup>[11]</sup>): Control signal of the column readout to reduce row blanking time.
- Voltage averaging (AH<sup>[10]</sup>): Signal required obtaining voltage averaging of two pixels.

#### **Test Signals**

The test structures implemented in this image sensor are:

- Array of pixels (6 × 12) that outputs are tied together: used for spectral response measurement.
- Temperature diode (2): Apply a forward current of 10 µA to 100 µA and measure the voltage V<sub>T</sub> of the diode. V<sub>T</sub> varies linear with the temperature (V<sub>T</sub> decreases with approximately 1.6 mV/°C).
- End of scan pulses (do not use to trigger other signals):
  - □ Eos\_x: end of scan signal: is an output signal, indicating when the end of line is reached. It is not generated when windowing.
  - □ Eos\_y: end of scan signal: is an output signal, indicating when the end of frame is reached. It is not generated when windowing.
  - □ Eos\_spi: output signal of the SPI to check if the data is transferred correctly through the SPI.

#### Frame Rate and Windowing

#### Frame Rate

To acquire a frame rate of 15 frames/sec, the output amplifier should run at 66 MHz pixel rate or two output amplifiers should run at 33 MHz each, assuming an ROT of 200 ns.

The frame period of the LUPA 4000 sensor is calculated as follows:

Frame period = FOT + (Nr. Lines  $\times$  (ROT + pixel period  $\times$  Nr. Pixels) with:

FOT =  $5 \mu s$ 

Nr. Lines: Number of Lines read out each frame (Y)
Nr. Pixels: Number of pixels read out each line (X)
ROT = 200 ns (nominal; can be further reduced)

Pixel period: 1/66 MHz = 15.15 ns

Example read out of the full resolution at nominal speed (66 MHz pixel rate):

Frame period =  $5 \mu s + (2048 \times (200 \text{ ns} + 15.15 \text{ ns} \times 2048) = 64 \text{ ms} \ge 15 \text{ fps}.$ 

#### ROI Readout (Windowing)

Windowing is achieved by an SPI in which the starting point of the x-address and y-address is uploaded. This downloaded starting point initiates the shift register in the x-direction and y-direction triggered by the Sync\_x and Sync\_y pulse. The minimum step size for the x-address and the y-address is 2 (only even start addresses can be chosen). The size of both address registers is 10-bits. For instance, when the addresses 0000000001 and 0000000001 are uploaded, the readout starts at line 2 and column 2.

Table 5. Frame Rate as Function of ROI Read Out and Sub Sampling

Image Resolution (X*Y)	Frame Rate [frames f/S]	Frame Readout Time [mS]	Comment
2048 × 2048	15	67	Full resolution.
1024 × 2048	31	32	Subsample in X-direction.
1024 × 1024	62	16	ROI read out.
640 × 480	210	4.7	ROI read out.

Notes

10. AH: Active High 11. AL: Active Low

Document Number: 38-05712 Rev. \*F Page 12 of 32




# Timing and Readout of Image Sensor

The timing of the LUPA 4000 sensor consists of two parts. The first part is related to the control of the pixels, the integration time, and the signal level. The second part is related to the readout of the image sensor. As full synchronous shutter is possible with this image sensor, integration time and readout can be in parallel or sequential.

In the parallel mode, the integration time of the frame I is ongoing during readout of frame I-1. Figure 12 shows this parallel timing structure.

The control of the frame's readout and integration time are independent of each other with the only exception that the end of the integration time from frame I+1 is the beginning of the readout of frame I+1.

Figure 12. Integration and Readout in Parallel



The LUPA 4000 sensor is also used in sequential mode (triggered snapshot mode) where readout and integration is sequential. Figure 13 shows this sequential timing.

Figure 13. Integration and Readout in Sequence



#### **Timing of Pixel Array**

The first part of the timing is related to the timing of the pixel array. This implies control of integration time, synchronous shutter operation, and sampling of the pixel information onto the memory element inside each pixel. The signals required for this control are described in Pixel Array Signals and in Figure 11.

Figure 14 shows the external applied signals required to control the pixel array. At the end of the integration time from frame I+1, the signals Mem\_hl, precharge, and sample must be given. The reset signal controls the integration time, which is defined as the time between the falling edge of reset and the rising edge of sample.

Figure 14. Pixel Array Timing

The integration time is determined by the falling edge of the reset pulse. The longer the pulse is high, the shorter the integration time. At the end of the integration time, the information must be stored onto the memory element for readout.

Document Number: 38-05712 Rev. \*F Page 13 of 32



Timing specifications for each signal are shown in Table 6.

- Falling edge of precharge is equal or later than falling edge of Vmem.
- Sample is overlapping with precharge.
- Rising edge of Vmem is more than 200 ns after rising edge of sample.
- Rising edge of reset is equal or later than rising edge of Vmem.

**Table 6. Timing Specifications** 

Symbol	Name	Value
а	Mem_HL	5 - 8.2 μs
b	Precharge	3 - 6 μs
С	Sample	5 - 8 μs
d	Precharge-Sample	> 2 μs
е	Integration time	> 1 μs

The timing of the pixel array is straightforward. Before the frame is read, the information on the photodiode must be stored onto the memory element inside the pixels. This is done with the signals Mem\_hl, precharge, and sample. When precharge is activated, it serves as a load for the first source follower in the pixel. Sample stores the photodiode information onto the

memory element. Mem\_hl pumps up this value to reduce the loss of signal in the pixel and this signal must be the envelop of precharge and sample. After Mem\_hl is high again, the readout of the pixel array starts. The frame blanking time or frame overhead time is thus the time that Mem\_hl is low, which is about 5  $\mu s$ . After the readout starts, the photodiodes can all be initialised by reset for the next integration time. The minimal integration time is the minimal time between the falling edge of reset and the rising edge of sample. Keeping the slow fall times of the corresponding internal generated signals in mind, the minimal integration time is about 2  $\mu s$ .

An additional reset pulse of minimum 2  $\mu s$  can be given during integration by asserting Reset\_ds to implement the double slope integration mode.


#### **Readout of Image Sensor**

When the pixel information is stored in the memory element of each pixel, it can be read out sequentially. Integration and readout can also be done in parallel.

The readout timing is straightforward and is controlled by sync and clock pulses.

Figure 15 shows the top level concept of this timing. The readout of a frame consists of the frame overhead time, the selection of the lines sequentially, and the readout of the pixels of the selected line.

Figure 15. Readout of Image Sensor (L: line selection, C: column selection)



The readout of an image consists of the FOT and the sequential selection of all pixels. The FOT is the overhead time between two frames to transfer the information on the photodiode to the memory elements. Figure 14 shows that at this time Mem\_hl is low (typically 5  $\mu$ s). After the FOT, the information is stored into the memory elements and a sequential selection of rows and columns makes sure the frame is read.


Document Number: 38-05712 Rev. \*F Page 14 of 32



#### X and Y Addressing

To read out a frame, the lines are selected sequentially. Figure 16 gives the timing to select the lines sequentially. This is done with a Clock\_y and Sync\_y signal. The Sync\_y signals synchronises the y-addressing and initialises the y-address selection registers. The start address is the address downloaded in the SPI multiplied by two.

On the rising edge of Clock\_y the next line is selected. The Sync\_y signal is dominant and from the moment it occurs, the y-address registers are initialised. If a Sync\_y pulse is given before the end of the frame is reached, only a part of the frame is read. To obtain a correct initialisation, Sync\_y must contain at least one rising edge of Clock\_y when it is active.



**Table 7. Readout Timing Specifications** 

Symbol	Name	Value
а	Sync_Y	>20 ns
b	Sync_Y-Clock_Y	>0 ns
С	Clock_Y-Sync_Y	>0 ns
d	NoRowSel	>50 ns
е	Pre_col	>50 ns
f	Sh_col	200 ns
g	Voltage averaging	>20 ns
h	Sync_X-Clock_X	>0 ns

As soon as a new line is selected, it must be read out by the output amplifiers. Before the pixels of the selected line can be multiplexed onto the output amplifiers, wait for a certain time, indicated as the ROT shown in Figure 16. This is the time to get the data stable from the pixels to the output bus before the output stages. This ROT is in fact lost time and rather critical in a high-speed sensor. Different timings to reduce this ROT are explained later in this section.

During the selection of one line, 2048 pixels are selected. These 2048 pixels must be read out by one (or two) output amplifier.

The pixel rate is the double frequency of the Clock\_x frequency. To obtain a pixel rate of 66 MHz, apply a pixel clock Clock\_x of 33MHz. When only one analog output is used, two pixels are output every Clock\_x period. When Clock\_x is high, the first pixel is selected; when Clock\_x is low, the next pixel is selected. Consequently, during one complete period of Clock\_x two pixels are read out by the output amplifier.

If two analog outputs are used each Clock-X period one pixel is presented at each output.





Figure 17. X-Addressing

The figure shows Clock\_x, Sync\_x, internal selection pixel 1 and 2, internal selection pixel 3 and 4, internal selection pixel 5 and 6. The first pixel selected is the x-address downloaded in the SPI. The starting address is the number downloaded into the SPI, multiplied by 2.

Windowing is achieved by a starting address downloaded in the SPI and the size of the window. In the x-direction, the size is determined by the moment a new Clock\_y is given. In the y-direction, the sync\_y pulse determines the size. The best way

to obtain a window is by using an internal counter in the controller.

Figure 17 is the simulation result after extraction of the layout module from a different sensor to show the principle. In this figure, the pixel clock has a frequency of 50 MHz, which results in a pixel rate of 100 Msamples/sec.

Figure 18 on page 17 shows the relation between the applied Clock\_x and the output signal.

Page 16 of 32

Document Number: 38-05712 Rev. \*F






Figure 18. Output Signal Related to Clock\_x Signal

In the figure, shown from bottom to top: Clock\_x, Sync\_x and output. Output level before the first pixel is the level of the last pixel on previous line.

As soon as Sync\_x is high and one rising edge of Clock\_x occurs, the pixels are brought to the analog outputs. This is again the simulation result of a comparable sensor to show the principle.

Note the time difference between the clock edge and the moment the data is seen at the output. Because it is dificult to predict this time difference in advance, have the ADC sampling clock flexible to set an optimal 'add sampling' point. The time differences can easily vary between 5 ns and 15 ns and must be tested on the real devices.

#### Reduced ROT Timing

The ROT is the time between the selection of lines that you must wait to get the data stable at the column amplifiers. It is a loss in time, which should be reduced as much as possible.

#### Standard Timing (200 ns)

In this case, the control signals Norowsel and pre\_col are made active for about 20 ns from the moment the next line is selected. The time these pulses must be active is related to the biasing resistance Pre\_load. The lower this resistance, the shorter the pulse duration of Norowsel and pre\_col may be. After these pulses are given, wait for at least 180 ns before the first pixel is sampled. For this mode, Sh\_col must always be active (low).

180ns Row blanking time Readout time

Norow\_sel

Figure 19. Standard Timing for ROT (only pre col and No row sel control signals are required)

In this case, the control signals Norowsel and pre\_col are made active for about 20 ns from the moment the next line is selected. The time these pulses must be active is related to the biasing resistance Pre\_load. The lower this resistance, the shorter the pulse duration of Norowsel and pre\_col may be. After these pulses are given, wait for at least 180 ns before the first pixel is sampled. For this mode Sh\_col must be made active (low) all the time.

#### Backup Timing (ROT = 100 to 200 ns)

Use a sample and hold function to reduce the ROT.

Track the analog data using Sh\_col during the first 100 ns during the selection of a new set of lines. After 100 ns, the analog data is stored. The ROT is reduced to 100 ns, but as the internal data is not stable yet, dynamic range is lost. This is because the complete analog levels are not reached after 100 ns.

Document Number: 38-05712 Rev. \*F Page 17 of 32


pre\_col



Figure 20 shows this principle. Sh\_col is now a pulse of 100 ns to 200 ns starting at the same time as pre\_col and Norowsel. The duration of Sh\_col is equal to the ROT. The shorter this time the shorter the ROT; however, this also lowers the dynamic range.

If voltage-averaging is required, the sensor must work in this mode with Sh\_col signal and a voltage-averaging signal must be generated after Sh\_col drops and before the readout starts (see Figure 16 on page 15)

Figure 20. Reduced Standard ROT with Sh\_col Signal pre\_col (short pulse), Norowsel (short pulse) and Sh\_col (large pulse)



#### Precharging the Buses

This timing mode is similar to the mode without sample and hold, except that the prebus1 and prebus2 signals are activated. Note that precharging of the buses can be combined with all the timing modes discussed earlier. The idea is to have a short pulse of about 5 ns to precharge the output buses to a known level. This mode makes the ghosting of bad columns impossible. In this mode, Nsf\_load must be made much larger (at least 1  $M\Omega$ ).




Figure 21. X and Y Addressing with Precharging of Buses

Document Number: 38-05712 Rev. \*F Page 18 of 32



Table 8. Readout Timing Specifications with Precharching of Buses

Symbol	Name	Value
а	Sync_Y	>20 ns
b	Sync_Y-Clock_Y	>0 ns
С	Clock_Y-Sync_Y	>0 ns
d	NoRowSel	>50 ns
е	Pre_col	>50 ns
f	Sh_col	200 ns (or cst low, depending on timing mode)
g	Voltage averaging	>20 ns
h	Sync_X-Clock_X	>0 ns
i	Prebus pulse	As short as possible

#### Serial Peripheral Interface


The SPI is required to upload different modes. Table 9 shows the parameters and their bit position

Table 9. SPI Parameters

Parameter	Bit #	Remarks
Y-direction	0	1: From bottom to top
Y-address	1 to 10	Bit 1 is LSB
X-voltage averaging enable	11	1: Enabled
X-subsampling	12	1: Subsampling
X-direction	13	0: From left to right
X-address	14 to 23	Bit 14 is LSB
Number of output amplifiers	24	0: 1 Output
DAC	25 to 31	Bit 25 is LSB

When all zeros are loaded into the SPI, the sensor starts at pixel 0,0. The scanning is from left to right and from top to bottom. There is no sub sampling or voltage averaging and only one output is used. The DAC has the lowest level at its output. When using sub sampling, only even X-addresses should be applied.

Figure 22. SPI Block Diagram and Timing



Document Number: 38-05712 Rev. \*F Page 19 of 32



# **Pin List**

Table 10 lists the pins and their functionalities.

Table 10. Pin List[12, 13, 14]

Pad	Pin	Pin Name	Pin Type	Description
1	E1	sync_x	Input	Digital input. Synchronises the X-address register.
2	F1	eos_x	Testpin	Indicates when the end of the line is reached.
3	D2	vdd	Supply	Power supply digital modules.
4	G2	clock_x	Input	Digital input. Determines the pixel rate.
5	G1	eos_spi	Testpin	Checks if the data is transferred correctly through the SPI.
6	F2	spi_data	Input	Digital input. Data for the SPI.
7	H1	spi_load	Input	Digital input. Loads data into the SPI.
8	H2	spi_clock	Input	Digital input. Clock for the SPI.
9	J2	gndo	Ground	Ground output stages
10	J1	out2	Output	Analog output 2.
11	K1	out2DC	Output	Reference output 2.
12	M2	V00	Supply	Power supply output stages
13	L1	out1DC	Output	Reference output 1.
14	M1	out1	Output	Analog output 1.
15	N2	gndo	Ground	Ground output stages.
16	P1	vaa	Supply	Power supply analog modules.
17	P2	gnda	Ground	Ground analog modules.
18	N1	va3	Supply	Power supply column modules.
19	P3	vpix	Supply	Power supply pixel array.
20	Q1	psf_load	Input	Analog reference input. Biasing for column modules. Connect with R =1 M $\Omega$ to Vaa and decouple with C = 100 nF to gnda.
21	Q2	nsf_load	Input	Analog reference input. Biasing for column modules. Connect with R =5 k $\Omega$ to Vaa and decouple with C = 100 nF to gnda.
22	R1	muxbus_load	Input	Analog reference input. Biasing for multiplex bus. Connect with R =25 k $\Omega$ to Vaa and decouple with C = 100 nF to gnda.
23	R2	uni_load_fast	Input	Analog reference input. Biasing for column modules. Connect with R = 10 k $\Omega$ to Vaa and decouple with C = 100 nF to gnda.
24	Q3	pre_load	Input	Analog reference input. Biasing for column modules. Connect with R = $3~k\Omega$ to Vaa and decouple with C = $100~nF$ to gnda.
25	Q4	out_load	Input	Analog reference input. Biasing for output stage. Connect with R = 60 k $\Omega$ to Vaa and decouple with C = 100 nF to gnda.
26	N3	dec_x_load	Input	Analog reference input. Biasing for X-addressing. Connect with R = 2 M $\Omega$ to Vdd and decouple with C = 100 nF to gndd.
27	Q5	uni_load	Input	Analog reference input. Biasing for column modules. Connect with R = 1 M $\Omega$ to Vaa and decouple with C = 100 nF to gnda.
28	Q6	col_load	Input	Analog reference input. Biasing for column modules. Connect with R = 1 M $\Omega$ to Vaa and decouple with C = 100 nF to gnda.
29	Q7	dec_y_load	Input	Analog reference input. Biasing for Y-addressing. Connect with R = 2 $M\Omega$ to Vdd and decouple with C = 100 nF to gndd.
30	R3	vdd	Supply	Power supply digital modules.
31	М3	gndd	Ground	Ground digital modules.
32	L2	prebus1	Input	Digital input. Control signal to reduce readout time.

Document Number: 38-05712 Rev. \*F Page 20 of 32



**Table 10. Pin List**<sup>[12, 13, 14]</sup> (continued)

Pad	Pin	Pin Name	Pin Type	Description
33	L3	prebus2	Input	Digital input. Control signal to reduce readout time.
34	Q8	sh_col	Input	Digital input. Control signal of the column readout.
35	R4	pre_col	Input	Digital input. Control signal of the column readout to reduce row-blanking time.
36	R5	norowsel	Input	Digital input. Control signal of the column readout.
37	R6	clock_y	Input	Digital input. Clock of the Y-addressing.
38	R7	sync_y	Input	Digital input. Synchronises the Y-address register.
39	K2	eos_y_r	Testpin	Indicates when the end of frame is reached when scanning in the 'right' direction.
40	Q9	temp_diode_p	Testpin	Anode of temperature diode.
41	Q10	temp_diode_n	Testpin	Cathode of temperature diode.
42	R8	vpix	Supply	Power supply pixel array.
43	R9	vmem_l	Supply	Power supply Vmem drivers.
44	R10	vmem_h	Supply	Power supply Vmem drivers.
45	R11	vres	Supply	Power supply reset drivers.
46	Q11	vres_ds	Supply	Power supply reset drivers.
47	R12	adc1_ref_low	Input	Analog reference input. Low reference voltage of ADC (see Figure 7 for exact resistor value).
48	Q12	adc1_linear_conv	Input	Digital input. 1= linear conversion; 0= gamma correction.
49	P15	adc1_bit_9	Output	Digital output 1 <9> (MSB).
50	Q14	adc1_bit_8	Output	Digital output 1 <8>.
51	Q15	adc1_bit_7	Output	Digital output 1 <7>.
52	R13	adc1_bit_6	Output	Digital output 1 <6>.
53	R14	adc1_bit_5	Output	Digital output 1 <5>.
54	R15	adc1_bit_4	Output	Digital output 1 <4>.
55	P14	adc1_bit_3	Output	Digital output 1 <3>.
56	Q13	adc1_bit_2	Output	Digital output 1 <2>.
57	R16	adc1_bit_1	Output	Digital output 1 <1>.
58	Q16	adc1_bit_0	Output	Digital output 1 <0> (LSB).
59	P16	adc1_clock	Input	ADC clock input.
60	N14	adc1_gndd	Supply	Digital GND of ADC circuitry.
61	N15	adc1_vddd	Supply	Digital supply of ADC circuitry (nominal 2.5 V).
62	L16	adc1_gnda	Supply	Analog GND of ADC circuitry.
63	L15	adc1_vdda	Supply	Analog supply of ADC circuitry (nominal 2.5 V).
64	N16	adc1_bit_inv	Input	Digital input. 0 = no inversion of output bits; 1 = inversion of output bits.
65	M16	adc1_CMD_SS	Input	Analog reference input. Biasing of second stage of ADC. Connect to $V_{DDA}$ with $R=50~k\Omega$ and decouple with $C=100~nF$ to gnda.
66	L14	adc1_nalog_in	Input	Analog input of first ADC.
67	M15	adc1_CMD_FS	Input	Analog reference input. Biasing of first stage of ADC. Connect to $V_{DDA}$ with R = 50 k $\Omega$ and decouple with C = 100 nF to gnda.
68	M14	adc1_ref_high	Input	Analog reference input. High reference voltage of ADC. See Figure 7 on page 8 for exact resistor value.
69	K14	vres_ds	Supply	Power supply reset drivers.
70	J14	vres	Supply	Power supply reset drivers.

Document Number: 38-05712 Rev. \*F Page 21 of 32



**Table 10. Pin List**[12, 13, 14] (continued)

Pad	Pin	Pin Name	Pin Type	Description
71	J15	vpre_I	Supply	Power supply precharge drivers. Must be able to sink current. Can also be connected to ground.
72	J16	vdd	Supply	Power supply digital modules.
73	K15	vmem_h	Supply	Power supply Vmem drivers.
74	K16	vmem_l	Supply	Power supply Vmem drivers.
75	H15	adc2_ref_low	Input	Analog reference input. Low reference voltage of ADC. See Figure 7 on page 8 for exact resistor value.
76	H16	adc2_linear_conv	Input	Digital input. 1= linear conversion; 0= gamma correction.
77	G16	adc2_bit_9	Output	Digital output 2 <9> (MSB).
78	F16	adc2_bit_8	Output	Digital output 2 <8>.
79	E16	adc2_bit_7	Output	Digital output 2 <7>.
80	G15	adc2_bit_6	Output	Digital output 2 <6>.
81	G14	adc2_bit_5	Output	Digital output 2 <5>.
82	F14	adc2_bit_4	Output	Digital output 2 <4>.
83	E14	adc2_bit_3	Output	Digital output 2 <3>.
84	D16	adc2_bit_2	Output	Digital output 2 <2>.
85	E15	adc2_bit_1	Output	Digital output 2 <1>.
86	F15	adc2_bit_0	Output	Digital output 2 <0> (LSB).
87	D15	adc2_clock	Input	ADC clock input.
88	C15	adc2_gndd	Supply	Digital GND of ADC circuitry.
89	D14	adc2_vddd	Supply	Digital supply of ADC circuitry (nominal 2.5 V).
90	B16	adc2_gnda	Supply	Analog GND of ADC circuitry.
91	B14	adc2_vdda	Supply	Analog supply of ADC circuitry (nominal 2.5 V).
92	C16	adc2_bit_inv	Input	Digital input. 0 = no inversion of output bits; 1 = inversion of output bits.
93	A16	adc2_CMD_SS	Input	Biasing of second stage of ADC. Connect to $V_{DDA}$ with R = 50 k $\Omega$ and decouple with C = 100 nF to gnda.
94	B15	adc2_analog_in	Input	Analog input second ADC.
95	A15	adc2_adc2_CMD_ FS	Input	Analog reference input. Biasing of first stage of ADC. Connect to $V_{DDA}$ with $R=50~k\Omega$ and decouple with $C=100~nF$ to gnda.
96	A14	adc2_ref_high	Input	Analog reference input. High reference voltage of ADC. See Figure 7 on page 8 for exact resistor value.
97	C14	vres_ds	Supply	Power supply reset drivers.
98	B13	vres	Supply	Power supply reset drivers.
99	A13	vmem_h	Supply	Power supply Vmem drivers.
100	A9	vmem_l	Supply	Power supply Vmem drivers.
101	A10	vpix	Supply	Power supply pixel array.
102	A11	reset	Input	Digital input. Control of reset signal in the pixel.
103	A12	reset_ds	Input	Digital input. Control of double slope reset in the pixel.
104	B7	mem_hl	Input	Digital input. Control of Vmem signal in pixel.
105	B8	precharge	Input	Digital input. Control of Vprecharge signal in pixel.
106	В9	sample	Input	Digital input. Control of Vsample signal in pixel.
107	B10	temp_diode_n	Testpin	Cathode of temperature diode.
108	B11	temp_diode_p	Testpin	Anode of temperature diode.

Document Number: 38-05712 Rev. \*F Page 22 of 32



**Table 10. Pin List**<sup>[12, 13, 14]</sup> (continued)


Pad	Pin	Pin Name	Pin Type	Description
109	B6	precharge_bias	Input	Analog reference input. Biasing for pixel array. See Table 3 on page 10 for exact resistor and capacitor value.
110	A8	photodiode	Testpin	Output photodiode.
111	A7	gndd	Ground	Ground digital modules.
112	B12	vdd	Supply	Power supply digital modules.
113	A6	eos_y_l	Testpin	Indicates when the end of frame is reached when scanning in the 'left' direction.
114	A1	sync_y	Input	Digital input. Synchronises the Y-address register.
115	A5	clock_y	Input	Digital input. Clock of the Y-addressing.
116	A2	norowsel	Input	Digital input. Control signal of the column readout.
117	A3	volt. averaging	Input	Digital input. Control signal of the voltage averaging in the column readout.
118	B5	pre_col	Input	Digital input. Control signal of the column readout to reduce row-blanking time.
119	A4	sh_col	Input	Digital input. Control signal of the column readout.
120	B1	prebus2	Input	Digital input. Control signal to reduce readout time.
121	B2	prebus1	Input	Digital input. Control signal to reduce readout time.
122	C1	dec_y_load	Input	Analog reference input. Biasing for Y-addressing.
123	D1	vpix	Supply	Power supply pixel array.
124	B4	va3	Supply	Power supply column modules.
125	В3	gnda	Ground	Ground analog modules.
126	C2	vaa	Supply	Power supply analog modules.
127	E2	gndd	Ground	Ground digital modules.


Notes
12. All pins with the same name can be connected together.
13. All digital input are active high (unless mentioned otherwise).
14. All unused inputs should be tied to a non active level (For example, V<sub>DD</sub> or GND).



### **Package Drawing**

Figure 23. LUPA 4000: 127 Pin PGA Package Drawing





PACKAGE LAY-UP 001-07580 \*C



### **Bonding Diagram**

The die is bonded to the bonding pads of the package as shown in Figure 24.


#### **Additional Package Information**

■ Die size: 25610 µm X 27200 µm

■ Cavity pad: 27000 µm X 29007 µm

■ Pixel 0,0 is located at 478 µm from the left hand side of the die and 1366 µm from the bottom side of the die.

Figure 24. Bonding Pads Diagram of the LUPA 4000 Package



#### TOLERANCES:

1. Placement accurary: ± 50um

001-48359 \*\*

- 2. Tilt = ±1 degree
- 3. Rotation = ±1 degree
- 4. Center of die is exactly at 50% between the 2 outsides of two outer seal rings.
- 5. Center of cavity is exactly at 50% between the inside edges of the finger pads.
- 6. All dimensions are in um unless otherwise noted.

Document Number: 38-05712 Rev. \*F



#### Glass Lid

The LUPA 4000 image sensor uses a glass lid without any coatings. Figure 25 shows the transmission characteristics of the glass lid. As seen in Figure 25, the sensor does not use infrared attenuating color filter glass. You must provide a filter in the optical path when using color devices.




Figure 25. Transmission Characteristics of Glass Lid

# **Handling Precautions**

For proper handling and storage conditions, refer to the Cypress application note AN52561, Image Sensor Handling and Best Practices at www.cypress.com.

## **Limited Warranty**


Cypress's Image Sensor Business Unit warrants that the image sensor products to be delivered hereunder, if properly used and serviced, will conform to Seller's published specifications and will be free from defects in material and workmanship for one (1) year following the date of shipment. If a defect were to manifest

itself within 1 (one) year period from the sale date, Cypress will either replace the product or give credit for the product.

#### **Return Material Authorization (RMA)**

Cypress packages all of its image sensor products in a clean room environment under strict handling procedures and ships all image sensor products in ESD-safe, clean-room-approved shipping containers. Products returned to Cypress for failure analysis should be handled under these same conditions and packed in its original packing materials, or the customer may be liable for the product.

### Ordering Code Definition



Document Number: 38-05712 Rev. \*F Page 26 of 32



# **Acronyms**

Acronym	Description
ADC	analog-to-digital converter
AFE	analog front end
ANSI	American National Standards Institute
BGA	ball grid array
BL	black pixel data
CDM	Charged Device Model
CDS	correlated double sampling
CIS	CMOS image sensor
CMOS	complementary metal oxide semiconductor
CMY	cyan magenta yellow
CRC	cyclic redundancy check
DAC	digital-to-analog converter
DDR	double data rate
DFT	design for test
DNL	differential nonlinearity
DSNU	dark signal nonuniformity
EIA	Electronic Industries Alliance
ESD	electrostatic discharge
FE	frame end
FF	fill factor
FOT	frame overhead time
FPN	fixed pattern noise
FPS	frames per second
FS	frame start
HBM	Human Body Model
HMUX	horizontal multiplexer
I2C	inter-integrated circuit
IEEE	Institute of Electrical and Electronics Engineers
IMG	regular pixel data

Acronym	Description			
INL	integral nonlinearity			
IP	intellectual property			
JTAG	Joint Test Action Group			
LE	line end			
LS	line start			
LSB	least significant bit			
LVDS	low-voltage differential signaling			
MBS	mixed boundary scan			
MSB	most significant bit			
MTF	modulation transfer function			
NDR	nondestructive readout			
NIR	near infrared			
PGA	programmable gain amplifier			
PLS	parasitic light sensitivity			
PRBS	pseudo-random binary sequence			
PRNU	pixel random nonuniformity			
QE	quantum efficiency			
RGB	red green blue			
RMS	root mean square			
ROI	region of interest			
ROT	row overhead time			
S/H	sample and hold			
SNR	signal-to-noise ratio			
SPI	serial peripheral interface			
TAP	test access port			
TBD	to be determined			
TIA	Telecommunications Industry Association			
TR	training pattern			
uPGA	micro pin grid array			

Document Number: 38-05712 Rev. \*F Page 27 of 32



#### Glossary

blooming The leakage of charge from a saturated pixel into neighboring pixels.

camera gain constant A constant that converts the number of electrons collected by a pixel into digital output (in DN). It can

be extracted from photon transfer curves.

column noise Variation of column mean signal strengths. The human eye is sensitive to line patterns so this noise

is analyzed separately.

conversion gain A constant that converts the number of electrons collected by a pixel into the voltage swing of the

pixel. Conversion gain = q/C where q is the charge of an electron (1.602E 19 Coulomb) and C is the

capacitance of the photodiode or sense node.

CDS Correlated double sampling. This is a method for sampling a pixel where the pixel voltage after reset

is sampled and subtracted from the voltage after exposure to light.

CFA Color filter array. The materials deposited on top of pixels that selectively transmit color.

color crosstalk The leakage of signal from one color channel into another when the imager is NOT saturated. The

signal can leak through either optical means, in which a photon enters a pixel of the 'wrong' color, or electrical means, in which a charge carrier generated within one pixel diffuses into a neighboring pixel.

CRA Chief ray angle. Oblique rays that pass through the center of a lens system aperture stop. Color filter

array, metal, and micro lens shifts are determined by the chief ray angle of the optical system. In

general, optical systems with smaller CRA are desired to minimize color artifacts

DN Digital number. The number of bits (8, 12, 14, ...) should also be specified.

DNL Differential nonlinearity (for ADCs)

DSNU Dark signal nonuniformity. This parameter characterizes the degree of nonuniformity in dark leakage

currents, which can be a major source of fixed pattern noise.

fill-factor A parameter that characterizes the optically active percentage of a pixel. In theory, it is the ratio of

the actual QE of a pixel divided by the QE of a photodiode of equal area. In practice, it is never

measured.

grating monochromator An instrument that produces a monochromatic beam of light. It typically consists of a broadband light

source such as a tungsten lamp and a diffraction grating for selecting a particular wavelength.

INL Integral nonlinearity (for ADCs)

luminance Light flux per unit area in photometric units (lux)

IR Infrared. IR light has wavelengths in the approximate range 750 nm to 1 mm.

irradiance Light flux per unit area in radiometric units (W/m²)

Lag The persistence of signal after pixel reset when the irradiance changes from high to low values. In a

video stream, lag appears as 'ghost' images that persist for one or more frames.

Lux Photometric unit of luminance (at 550 nm, 1lux = 1 lumen/m<sup>2</sup> = 1/683 W/m<sup>2</sup>)

NIR Near Infrared. NIR is part of the infrared portion of the spectrum and has wavelengths in the

approximate range 750 nm to 1400 nm.

pixel noise Variation of pixel signals within a region of interest (ROI). The ROI typically is a rectangular portion

of the pixel array and may be limited to a single color plane.

photometric units Units for light measurement that take into account human physiology.

photon transfer Measurement in which a bare imager (no external lens) is irradiated with uniform light from dark to

saturation levels. Typically the source is collimated, monochromatic 550 nm light. Chapter 2 of J.

Janesick's book, Scientific Charge Coupled Devices, describes the technique in detail.

PLS Parasitic light sensitivity. Parasitic discharge of sampled information in pixels that have storage

nodes.

PRNU Photo-response nonuniformity. This parameter characterizes the spread in response of pixels, which

is a source of FPN under illumination.

QE Quantum efficiency. This parameter characterizes the effectiveness of a pixel in capturing photons

and converting them into electrons. It is photon wavelength and pixel color dependent.

radiometric units Units for light measurement based on physics.





read noise Noise associated with all circuitry that measures and converts the voltage on a sense node or

photodiode into an output signal.

reset The process by which a pixel photodiode or sense node is cleared of electrons. Soft reset occurs

when the reset transistor is operated below the threshold. Hard reset occurs when the reset transistor

is operated above threshold.

reset noise Noise due to variation in the reset level of a pixel. In 3T pixel designs, this noise has a component

(in units of volts) proportionality constant depending on how the pixel is reset (such as hard and soft).

In 4T pixel designs, reset noise can be removed with CDS.

responsivity The standard measure of photodiode performance (regardless of whether it is in an imager or not).

Units are typically A/W and are dependent on the incident light wavelength. Note that responsivity and sensitivity are used interchangeably in image sensor characterization literature so it is best to

check the units.

reverse saturation Phenomenon in which the signal level decreases with increasing light intensity. It typically occurs at

irradiance levels much higher than saturation, such as an image taken of the sun.

ROI Region of interest. The area within a pixel array chosen to characterize noise, signal, crosstalk, and

so on. The ROI can be the entire array or a small subsection; it can be confined to a single color plane.

row noise Variation of row mean signal strengths. The human eye is sensitive to line patterns, so this noise is

analyzed separately.

sense node In 4T pixel designs, a capacitor used to convert charge into voltage. In 3T pixel designs it is the

photodiode itself.

sensitivity A measure of pixel performance that characterizes the rise of the photodiode or sense node signal

in Volts upon illumination with light. Units are typically  $V/(W/m^2)$ /sec and are dependent on the incident light wavelength. Sensitivity measurements are often taken with 550 nm incident light. At this wavelength, 1 683 lux = 1  $W/m^2$ ; the units of sensitivity are quoted in V/lux/sec. Note that responsivity and sensitivity are used interchangeably in image sensor characterization literature so

it is best to check the units.

shot noise Noise that arises from measurements of discretised quanta (electrons or photons). It follows a

Poisson distribution with the strength of the noise increasing as the square root of the signal.

spectral response The photon wavelength dependence of sensitivity or responsivity.

SNR Signal-to-noise ratio. This number characterizes the ratio of the fundamental signal to the noise

spectrum up to half the Nyquist frequency.

temporal noise Noise that varies from frame to frame. In a video stream, temporal noise is visible as twinkling pixels.

tint Integration time.



# Appendix A: LUPA 4000 Evaluation System

An LUPA 4000 evaluation kit is available. This kit consists of a multifunctional digital board (memory, sequencer, and Ethernet) and an analog image sensor board.

Bench Tools software (under Win 2000 or XP) allows grabbing and display of images and movies from the sensor. All acquired images and movies can be stored in different file formats (8-bit or 16-bit). All setting can be adjusted on the fly to evaluate the sensors specifications. Default register values can be loaded to start the software in a desired state.

Figure 26. Contents of LUPA 4000 Evaluation Kit



Document Number: 38-05712 Rev. \*F



# Appendix B: Frequently Asked Questions

Q: How does the dual (multiple) slope extended dynamic range mode work?

A: The green lines in Figure 27 are the analog signal on the photodiode, which decrease as a result of exposure. The slope is determined by the amount of light at each pixel (the more light the steeper the slope). When the pixels reach the saturation level, the analog signal does not change despite further exposure. Without any double slope, pulse pixels p3 and p4 reaches saturation before the sample moment of the analog values, no signal is acquired without double slope. When double slope is enabled a second reset pulse is given (blue line) at a certain time before the end of the integration time. This double slope reset pulse resets the analog signal of the pixels below this level to the reset level. After the reset the analog signal starts to decrease with the same slope as before the double slope reset pulse. If the double slope reset pulse is placed at the end of the integration time (90% for instance) the analog signal that reaches the saturation levels are not saturated anymore (this increases the optical dynamic range) at read out. Note that pixel signals above the double slope reset level are not influenced by this double slope reset pulse (p1 and p2).




Figure 27. Dual Slope Diagram

Document Number: 38-05712 Rev. \*F Page 31 of 32



# **Document History Page**

	Document Title: CYIL1SM4000AA LUPA 4000: 4 Megapixel CMOS Image Sensor Document Number: 38-05712				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	310396	FPW	See ECN	Initial Cypress Release	
*A	497132	QGS	See ECN	Converted to Frame file	
*B	649219	FPW	See ECN	Ordering information update+ title update + package spec label	
*C	2738057	NVEA/PYRS	07/16/09	Updated template, extensive content edits	
*D	2765859	NVEA	09/18/09	Updated Ordering Information table	
¥ *	3006382	NVEA	08/12/10	Updated Ordering Information on page 1, Key Specifications and Absolute Maximum Ratings on page 3, Electrical Specifications on page 4. Added new section Color Filter Array on page 5. Edited figures Figure 3, Figure 4, Figure 5, Figure 7, Figure 9, Figure 12, Figure 13, Figure 15, and Figure 26. Added new section:Operating Modes on page 8. Added Errata for Internal ADCs on page 7. Edited sections Handling Precautions, Limited Warranty on page 26. Added new sections:Ordering Code Definition on page 26, Acronyms on page 27 and Glossary on page 28. Updated package diagram.	
*F	3052567	NVEA	10/7/2010	Changed High/Low States for gamma and linear conversion for Pin 48 and 76 in the Pin List.	

# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress offers standard and customized CMOS image sensors for consumer as well as industrial and professional applications. Consumer applications include solutions for fast growing high speed machine vision, motion monitoring, medical imaging, intelligent traffic systems, security, and barcode applications. Cypress's customized CMOS image sensors are characterized by very high pixel counts, large area, very high frame rates, large dynamic range, and high sensitivity.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. For more information on image sensors, please contact imagesensors@cypress.com.

© Cypress Semiconductor Corporation, 2009-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05712 Rev. \*F

Revised October 7, 2010

Page 32 of 32

All products and company names mentioned in this document may be the trademarks of their respective holders