

Power Operational Amplifier

FEATURES

- LOW COST
- HIGH VOLTAGE - 200 VOLTS
- HIGH OUTPUT CURRENT - 10 AMPS
- 100 WATT DISSIPATION CAPABILITY
- 300kHz POWER BANDWIDTH



APPLICATIONS

- INKJET PRINTER HEAD DRIVE
- PIEZO TRANSDUCER DRIVE
- INDUSTRIAL INSTRUMENTATION
- REFLECTOMETERS
- ULTRA-SOUND TRANSDUCER DRIVE

DESCRIPTION


The MP108 operational amplifier is a surface mount constructed component that provides a cost effective solution in many industrial applications. The MP108 offers outstanding performance that rivals much more expensive hybrid components yet has a footprint of only 4 sq in. The MP108 has many optional features such as four-wire current limit sensing and external compensation. The 300 kHz power bandwidth and 10 amp output of the MP108 makes it a good choice for piezo transducer drive applications. The MP108 is built on a thermally conductive but electrically insulating substrate that can be mounted to a heat sink.

EQUIVALENT CIRCUIT DIAGRAM



**34-PIN DIP
PACKAGE STYLE FD**


TYPICAL APPLICATION



INKJET NOZZLE DRIVE

The MP108's fast slew rate and wide power bandwidth make it an ideal nozzle driver for industrial inkjet printers. The 10 amp output capability can drive hundreds of nozzles simultaneously.

EXTERNAL CONNECTIONS



NOTES:
C_C IS NPO (COG) RATED FOR FULL SUPPLY VOLTAGE +V_S TO -V_S
BOTH PINS 3 AND 32 REQUIRED CONNECTED TO SIGNAL GROUND
C2 AND C3 ELECTROLYTIC 10μF PER AMP OUTPUT CURRENT
C1, C4, C5-8 HIGH QUALITY CERAMIC 0.1μF
ALL OUTPUT PINS MUST BE TIED TOGETHER

PHASE COMPENSATION		
C _C	GAIN W/O BOOST	TYP. SLEW RATE
100pF	1	55 V/μS
33pF	4	135 V/μS
10pF	10	170 V/μS
C _C	GAIN W BOOST	TYP. SLEW RATE
470pF	1	12 V/μS
220pF	3	35 V/μS
33pF	10	135 V/μS

ABSOLUTE MAXIMUM RATINGS

SUPPLY VOLTAGE, $+V_S$ to $-V_S$	200V
SUPPLY VOLTAGE, $+V_B$	$+V_S + 15V^6$
SUPPLY VOLTAGE, $-V_B$	$-V_S - 15V^6$
OUTPUT CURRENT, peak	12A, within SOA
POWER DISSIPATION, internal, DC	100W
INPUT VOLTAGE	$+V_B$ to $-V_B$
TEMPERATURE, pin solder, 10s	225°C.
TEMPERATURE, junction ²	150°C.
TEMPERATURE RANGE, storage	-40 to 105°C.
OPERATING TEMPERATURE, case	-40 to 85°C.

SPECIFICATIONS

PARAMETER	TEST CONDITIONS ¹	MIN	MP108 TYP	MAX	MIN	MP108A TYP	MAX	UNITS
INPUT								
OFFSET VOLTAGE			1	5		*	3	mV
OFFSET VOLTAGE vs. temperature	Full temperature range		20	50		*	*	$\mu V/^\circ C$
OFFSET VOLTAGE vs. supply				20			*	$\mu V/V$
BIAS CURRENT, initial ³				100			70	pA
BIAS CURRENT vs. supply				0.1			*	pA/V
OFFSET CURRENT, initial				50			30	pA
INPUT RESISTANCE, DC			10^{11}			*		Ω
INPUT CAPACITANCE			4			*		pF
COMMON MODE VOLTAGE RANGE				$+V_B - 15$ $-V_B + 15$			*	V
COMMON MODE VOLTAGE RANGE							*	V
COMMON MODE REJECTION, DC		92			*			dB
NOISE	1MHz bandwidth, 1k Ω R_S		10			*		μV RMS
GAIN								
OPEN LOOP @ 15Hz	$R_L = 10K\Omega$, $C_C = 10pF$	96			*			dB
GAIN BANDWIDTH PRODUCT @ 1MHz	$C_C = 10pF$		10			*		MHz
PHASE MARGIN	Full temperature range	45			*			degrees
OUTPUT								
VOLTAGE SWING	$I_O = 10A$	$+V_S - 10$	$+V_S - 8.6$		*	*		V
VOLTAGE SWING	$I_O = -10A$	$-V_S + 10$	$-V_S + 7$		*	*		V
VOLTAGE SWING	$I_O = 10A$, $+V_B = +V_S + 10V$	$+V_S - 1.6$			*			V
VOLTAGE SWING	$I_O = -10A$, $-V_B = -V_S - 10V$	$-V_S + 5.1$			*			V
CURRENT, continuous, DC		10			11			A
SLEW RATE, $A_V = -20$	$C_C = 10pF$	150	170		*	*		V/ μS
SETTLING TIME, to 0.1%	2V Step		1			*		μS
RESISTANCE	No load, DC		5			*		Ω
POWER BANDWIDTH 180V _{P-P}	$C_C = 10pF$, $+V_S = 100V$, $-V_S = -100V$		300			*		kHz
POWER SUPPLY								
VOLTAGE		± 15	± 75	± 100	*	*	*	V
CURRENT, quiescent			50	65		*	*	mA
THERMAL								
RESISTANCE, AC, junction to case ⁵	Full temperature range, $f \leq 60Hz$			1			*	$^\circ C/W$
RESISTANCE, DC, junction to case	Full temperature range, $f < 60Hz$			1.25			*	$^\circ C/W$
RESISTANCE, junction to air	Full temperature range			13			*	$^\circ C/W$
TEMPERATURE RANGE, case		-40		85	*		*	$^\circ C$

NOTES: 1. Unless otherwise noted: $T_C = 25^\circ C$, compensation $C_C = 100pF$, DC input specifications are value given, power supply voltage is typical rating.













2. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTBF.

3. Doubles for every $10^\circ C$ of case temperature increase.

4. $+V_S$ and $-V_S$ denote the positive and negative supply voltages to the output stage. $+V_B$ and $-V_B$ denote the positive and negative supply voltages to the input stages.

5. Rating applies if the output current alternates between both output transistors at a rate faster than 60Hz.

6. Power supply voltages $+V_B$ and $-V_B$ must not be less than $+V_S$ and $-V_S$ respectively.



GENERAL

Please read Application Note 1 "General Operating Considerations" which covers stability, power supplies, heat sinking, mounting, current limit, SOA interpretation, and specification interpretation. Visit www.cirrus.com for design tools that help automate tasks such as calculations for stability, internal power dissipation, current limit, heat sink selection, Apex Precision Power's complete Application Notes library, Technical Seminar Workbook and Evaluation Kits.

GROUND PINS

The MP108 has two ground pins (pins 3, 32). These pins provide a return for the internal capacitive bypassing of the small signal portions of the MP108. The two ground pins are **not** connected together on the substrate. Both of these pins are required to be connected to the system signal ground.

SAFE OPERATING AREA

The MOSFET output stage of the MP108 is not limited by second breakdown considerations as in bipolar output stages. Only thermal considerations and current handling capabilities limit the SOA (see Safe Operating Area graph on previous page). The output stage is protected against transient flyback by the parasitic body diodes of the output stage MOSFET structure. However, for protection against sustained high energy flyback external fast-recovery diodes must be used.

COMPENSATION

The external compensation capacitor C_C is connected between pins 5 and 6. Unity gain stability can be achieved with any capacitor value larger than 100pF for a minimum phase margin of 45 degrees. At higher gains more phase shift can usually be tolerated in most designs and the compensation capacitor value can be reduced resulting in higher bandwidth and slew rate. Use the typical operating curves as a guide to select C_C for the application. An NPO (COG) type capacitor is required rated for the full supply voltage (200V).

OVERVOLTAGE PROTECTION

Although the MP108 can withstand differential input voltages up to $\pm 25V$, additional external protection is recommended. In most applications 1N4148 signal diodes connected anti-parallel across the input pins is sufficient. In more demanding applications where bias current is important diode connected JFETs such as 2N4416 will be required. See Q1 and Q2 in Figure 1. In either case the differential input voltage will be clamped to $\pm 0.7V$. This is usually sufficient overdrive to produce the maximum power bandwidth. Some applications will also need over voltage protection devices connected to the power supply rails. Unidirectional zener diode transient suppressors are recommended. The zeners clamp transients to voltages within the power supply rating and also clamp power supply reversals to ground. Whether the zeners are used or not the system power supply should be evaluated for transient performance including power-on overshoot and power-off polarity reversals as well as line regulation. See Z1 and Z2 in Figure 1.

POWER SUPPLY BYPASSING

Bypass capacitors to power supply terminals $+V_S$ and $-V_S$ must be connected physically close to the pins to prevent local

parasitic oscillation in the output stage of the MP108. Use electrolytic capacitors at least 10 μF per output amp required. Bypass the electrolytic capacitors with high quality ceramic capacitors (X7R) 0.1 μF or greater. In most applications power supply terminals $+V_B$ and $-V_B$ will be connected to $+V_S$ and $-V_S$ respectively. Supply voltages $+V_B$ and $-V_B$ are bypassed internally but both ground pins 3 and 32 must be connected to the system signal ground to be effective. In all cases power to the buffer amplifier stage of the MP108 at pins 8 and 25 must be connected to $+V_B$ and $-V_B$ at pins 4 and 30 respectively. Provide local bypass capacitors at pins 8 and 25. See the external connections diagram on page 1.




FIGURE 1
OVERVOLTAGE PROTECTION
CURRENT LIMIT




FIGURE 2
4 WIRE CURRENT LIMIT

The two current limit sense lines are to be connected directly across the current limit sense resistor. For the current limit to work correctly pin 28 must be connected to the amplifier output side and pin 27 connected to the load side of the current limit resistor R_{LIM} as shown in Figure 2. This connection will bypass any parasitic resistances R_P , formed by socket and solder joints as well as internal amplifier losses. The current limiting resistor may not be placed anywhere in the output circuit except where shown in Figure 2. The value of the current limit resistor can be calculated as follows: $R_{LIM} = .65/I_{LIMIT}$

BOOST OPERATION

With the boost feature the small signal stages of the amplifier are operated at a higher supply voltages than the amplifier's high current output stage. $+V_B$ (pins 4,8) and $-V_B$ (pins 25,30) are connected to the small signal stages and $+V_S$ (pins 14-16) and $-V_S$ (pins 17-19) are connected to the high current output stage. An additional 10V on the $+V_B$ and $-V_B$ pins is sufficient to allow the small signal stages to drive the output stage into the triode region and improve the output voltage swing for extra efficient operation when required. When the boost feature is not needed $+V_S$ and $-V_S$ are connected to the $+V_B$ and $-V_B$ pins respectively. The $+V_B$ and $-V_B$ pins must not be operated at supply voltages less than $+V_S$ and $-V_S$ respectively.

BACKPLATE GROUNDING

The substrate of the MP108 is an insulated metal substrate. It is required that it be connected to signal ground. Connect pin 2 (back plate) to signal ground. The back plate will then be AC grounded to signal ground through a 1 μF capacitor.

CONTACTING CIRRUS LOGIC SUPPORT

For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America.

For inquiries via email, please contact apex.support@cirrus.com.

International customers can also request support by contacting their local Cirrus Logic Sales Representative.

To find the one nearest to you, go to www.cirrus.com

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.
