

LP38511MR-ADJ Evaluation Board

National Semiconductor
Application Note 1770
Don Jones
April 10, 2009



Introduction

This board is designed to allow the evaluation of the LP38511MR-ADJ Voltage Regulator. Each board is assembled and tested in the factory. This evaluation board has the PSOP-8 package mounted, and the output voltage is set to 1.20V.

General Description

The LP38511MR-ADJ is an adjustable LDO linear regulator capable of supplying up to 800 mA of output current, and incorporates an Enable function.

The device has been designed to work with 10 μ F input and output ceramic capacitors. Footprints areas for C_{IN} and C_{OUT} will allow for a variety of sizes.

Operation

The input voltage, applied between V_{IN} and GND, should be at least 2.25V, or at least 500 mV greater than V_{OUT} , whichever value is larger. The input voltage should be no greater than 5.5V, which is the high end of the Operating Rating voltage.

Loads can be connected to V_{OUT} with reference to GND.

V_{OUT} and V_{IN} test points are provided on the board to allow accurate measurements directly onto the input and output pins of the device, eliminating any voltage drop on the PCB traces or connecting wires to the load.

Setting V_{OUT}

The output voltage is set using the external resistive divider R1 and R2. The output voltage is given by the formula:

$$V_{OUT} = V_{ADJ} \times (1 + (R1 / R2)) \quad (1)$$

It is recommended that the values selected for R1 and R2 are such that the parallel value is less than 1.00 k Ω . This is to prevent internal parasitic capacitances on the ADJ pin from interfering with the F_Z pole set by R1 and C_{FF} .

$$((R1 \times R2) / (R1 + R2)) \leq 1.00 \text{ k}\Omega$$

Table 1 lists some suggested, best fit, standard $\pm 1\%$ resistor values for R1 and R2, and a standard $\pm 10\%$ capacitor values for C_{FF} , for a range of V_{OUT} values. Other values of R1, R2, and C_{FF} are available that will give similar results.

TABLE 1.

V_{OUT}	R1	R2	C_{FF}	F_Z
0.80V	1.07 k Ω	1.78 k Ω	4700 pF	31.6 kHz
1.00V	1.00 k Ω	1.00 k Ω	4700 pF	33.8 kHz
1.20V	1.40 k Ω	1.00 k Ω	3300 pF	34.4 kHz
1.50V	2.00 k Ω	1.00 k Ω	2700 pF	29.5 kHz
1.80V	2.94 k Ω	1.13 k Ω	1500 pF	36.1 kHz
2.00V	1.02 k Ω	340 Ω	4700 pF	33.2 kHz
2.50V	1.02 k Ω	255 Ω	4700 pF	33.2 kHz
3.00V	1.00 k Ω	200 Ω	4700 pF	33.8 kHz
3.30V	2.00 k Ω	357 Ω	2700 pF	29.5 kHz

Refer to Application Note AN-1378 for additional information on how resistor tolerances affect the calculated V_{OUT} value.

The LP38511MR-ADJ Evaluation board is assembled with a 1.40 k $\Omega \pm 1\%$ resistor for R1, and a 1.00 k $\Omega \pm 1\%$ resistor for R2. This sets V_{OUT} to 1.20V.

$$V_{OUT} = 500 \text{ mV} \times (1 + (1.40 \text{ k}\Omega / 1.00 \text{ k}\Omega)) \quad (2)$$

Selecting C_{FF}

A capacitor placed across the gain resistor R1 will provide additional phase margin to improve load transient response of the device. This capacitor, C_{FF} , in parallel with R1, will form a zero in the loop response given by the formula:


$$F_Z = (1 / (2 \times \pi \times C_{FF} \times R1)) \quad (3)$$

The value for C_{FF} should be selected to set a zero frequency (F_Z) between 25 kHz and 50 kHz using the formula:

$$C_{FF} = 1 / (2 \times \pi \times F_Z \times R1) \quad (4)$$


The closest standard 10% value is usually adequate for C_{FF} . The LP38511MR-ADJ Evaluation board is assembled with a 3300 pF capacitor for C_{FF} . This sets F_Z to approximately 34 kHz.

$$F_Z = (1 / (2 \times \pi \times 3300 \text{ pF} \times 1.40 \text{ k}\Omega)) = 34.4 \text{ kHz} \quad (5)$$



30047807

FIGURE 1. 10 mA to 800 mA Load Transient Response




30047808

FIGURE 2. 250 mA to 800 mA Load Transient Response

Enable Function


ON/OFF control is provided by supplying a logic level signal to the Enable pin. A minimum V_{EN} value of 1.2V is typically required at this pin to enable the LDO output. The LDO output will be shutdown when the V_{EN} value is typically 0.6V or less. The V_{EN} threshold incorporates approximately 100 mV of hysteresis.



30047804

FIGURE 3. V_{OUT} vs V_{EN}

In applications where the LP38511MR-ADJ is operated continuously the Enable pin can be connected directly to V_{IN} . The Enable pin has no default bias and must not be left floating. The Enable pin must be actively driven to the appropriate voltage level.



30047805


FIGURE 4. Enable Thresholds

Power Dissipation

The PSOP-8 package alone has a junction to ambient thermal resistance (θ_{JA}) rating of 168°C/W when mounted to the minimum land area (EIA/JESD51-3). When mounted on the LP38511MR-ADJ Evaluation Board the θ_{JA} rating is approximately 40°C/W.

The exposed DAP is soldered to the copper area immediately under the package. The top copper surface area is extended to additional copper area on the bottom of the board by five thermal vias placed inside the DAP land area.


With the 40°C/W thermal rating the LP38511MR-ADJ evaluation board will dissipate a maximum of 2.5W with $T_A = 25^\circ\text{C}$.



30047806


FIGURE 5. Maximum Power Dissipation vs Ambient Temperature

Connection Diagram



30047803


Schematic Diagram



Evaluation Board Schematic.


30047801

PCB Layout




Evaluation Board Component and Pin Layout

30047802



30047810

Top Side Copper Area



30047811

Bottom Side Copper Area

Bill of Materials

ID	Name	Description	Manufacturer	Part Number
PCB	PCB	Printed Circuit Board	National Semiconductor Corporation	600173
U1	U1	LP38511MR-ADJ NOPB	National Semiconductor Corporation	LP38511MR-ADJ NOPB
C1	C _{IN}	Capacitor: 10 μ F, \pm 10%; MLCC; 10V; X7R; 1210	AVX	1210ZC106KAT2A
C2	C _{OUT}	Capacitor: 10 μ F, \pm 10%; MLCC; 10V; X7R; 1210		1210ZC106KAT2A
C3	C _{FF}	Capacitor: 3300 pF, \pm 10%; MLCC; 50V; X7R; 0805	KEMET	C0805C332K5RAC
J1	V _{EN}	Banana Jack : Insulated Solder Terminal; White	Johnson Components	108-0901-001
J2	V _{IN}	Banana Jack : Insulated Solder Terminal; Red		108-0902-001
J3	GND	Banana Jack : Insulated Solder Terminal; Black		108-0903-001
J4	V _{OUT}	Banana Jack : Insulated Solder Terminal; Orange		108-0906-001
R1	R1	Resistor: 1.40 k Ω , \pm 1%; Thick Film; 125 mW; \pm 100 ppm; 0805	VISHAY DALE	CRCW08051K40FK
R2	R2	Resistor: 1.00 k Ω , \pm 1%; Thick Film; 125 mW; \pm 100 ppm; 0805		CRCW08051K00FK
R3	R3	Resistor: 10.0 k Ω , \pm 1%; Thick Film; 125 mW; \pm 100 ppm; 0805		CRCW080510K0FK
TP1	TP _{EN}	Turret Terminal : Mounting Hole Diameter = 0.062"	Keystone	1593-2
TP2	TP _{IN}			
TP3	TP _{GND}			
TP4	TP _{OUT}			

Notes

AN-1770

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center
 Email: support@nsc.com
 Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center
 Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center
 Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center
 Email: jpn.feedback@nsc.com