

# 5.5 V Input, 500 mA, Low Quiescent Current, CMOS Linear Regulators

## ADP124/ADP125

#### **FEATURES**

Input voltage supply range: 2.3 V to 5.5 V 500 mA maximum output current Fixed and adjustable output voltage versions 1% initial accuracy

Up to 31 fixed-output voltage options available from 1.75 V to 3.3 V

Adjustable-output voltage range from 0.8 V to 5.0 V

Very low dropout voltage: 130 mV Low quiescent current: 45 μA Low shutdown current: <1 μA

Excellent PSRR performance: 60 dB at 100 kHz

**Excellent load/line transient response** 

Optimized for small 1.0 µF ceramic capacitors Current limit and thermal overload protection

Logic controlled enable

Compact 8-lead exposed paddle MSOP and LFCSP packages

#### **APPLICATIONS**

Digital camera and audio devices
Portable and battery-powered equipment
Automatic meter reading (AMR) meters
GPS and location management units
Medical instrumentation
Point of load power

### **GENERAL DESCRIPTION**

The ADP124/ADP125 are low quiescent current, low dropout linear regulators. They are designed to operate from an input voltage between 2.3 V and 5.5 V and to provide up to 500 mA of output current. The low 130 mV dropout voltage at a 500 mA load improves efficiency and allows operation over a wide input voltage range.

The low 210  $\mu A$  of quiescent current with a 500 mA load makes the ADP124/ADP125 ideal for battery-operated portable equipment.

The ADP124 is capable of 31 fixed-output voltages from  $1.75~\rm V$  to  $3.3~\rm V$ . The ADP125 is the adjustable version of the device and allows the output voltage to be set between  $0.8~\rm V$  and  $5.0~\rm V$  by an external voltage divider.

#### TYPICAL APPLICATION CIRCUITS




Figure 1. ADP124 with Fixed Output Voltage




Figure 2. ADP 125 with Adjustable Output Voltage

The ADP124/ADP125 are specifically designed for stable operation with tiny 1  $\mu$ F ceramic input and output capacitors to meet the requirements of high performance, space constrained applications.

The ADP124/ADP125 have an internal soft start that gives a constant start-up time of 350  $\mu s$ . Short-circuit protection and thermal overload protection circuits prevent damage in adverse conditions. The ADP124/ADP125 are available in 8-lead exposed paddle MSOP and LFCSP packages. When compared with the standard MSOP and LFCSP packages, the exposed paddle MSOP and LFCSP packages have lower thermal resistance ( $\theta_{JA}$ ). The lower thermal resistance package allows the ADP124/ADP125 to meet the needs of a variety of portable applications while minimizing the rise in junction temperature.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### **TABLE OF CONTENTS**

Features	1
Applications	
Typical Application Circuits	1
General Description	1
Revision History	2
Specifications	3
Recommended Capacitor Specifications	4
Absolute Maximum Ratings	5
Thermal Data	5
Thermal Resistance	5
ESD Caution	5
Pin Configurations and Function Descriptions	6

Typical Performance Characteristics	/
Theory of Operation	11
Applications Information	12
Capacitor Selection	12
Undervoltage Lockout	13
Enable Feature	13
Current Limit and Thermal Overload Protection	14
Thermal Considerations	14
Junction Temperature Calculations	15
Printed Circuit Board Layout Considerations	16
Outline Dimensions	17
Ordering Guide	18

### **REVISION HISTORY**

### 9/10—Rev. 0 to Rev. A

Added 8-Lead LFCSP PackageThro	ughout
Added Figure 4 and Figure 6 (Renumbered Sequentially)	6
Changes to Thermal Conditions Section and Table 6	14
Added Table 7	14
Changes to Junction Temperature Calculations Section	15
Added Figure 44	16
Updated Outline Dimensions	17
Changes to Ordering Guide	18

12/09—Revision 0: Initial Version

### **SPECIFICATIONS**

Unless otherwise noted,  $V_{\rm IN}$  = ( $V_{\rm OUT}$  + 0.5 V) or 2.3 V, whichever is greater; ADJ connected to VOUT;  $I_{\rm OUT}$  = 10 mA;  $C_{\rm IN}$  = 1.0  $\mu$ F;  $C_{\rm OUT}$  = 1.0  $\mu$ F;  $T_{\rm A}$  = 25°C.

Table 1.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
INPUT VOLTAGE RANGE	V <sub>IN</sub>		2.3		5.5	V
OPERATING SUPPLY CURRENT <sup>1</sup>	I <sub>GND</sub>	$I_{OUT} = 0 \mu A$		45		μΑ
		$I_{OUT} = 0 \mu A$ , $T_{J} = -40^{\circ} C \text{ to } +125^{\circ} C$			105	μΑ
		$I_{OUT} = 1 \text{ mA}$		60		μΑ
		$I_{OUT} = 1 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			120	μΑ
		$I_{OUT} = 250 \text{ mA}$		160		μΑ
		$I_{OUT} = 250 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			210	μΑ
		$I_{OUT} = 500 \text{ mA}$		210		μΑ
		$I_{OUT} = 500 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			280	μΑ
SHUTDOWN CURRENT	I <sub>SD</sub>	EN = GND		0.1		μΑ
		$EN = GND, T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$			1	μΑ
OUTPUT VOLTAGE ACCURACY <sup>2</sup>	V <sub>OUT</sub>					
Fixed Output		$I_{OUT} = 10 \text{ mA}$	-1		+1	%
		$100 \mu\text{A} < I_{\text{OUT}} < 500 \text{mA}, V_{\text{IN}} = (V_{\text{OUT}} + 0.5 \text{V}) \text{to}  5.5 \text{V},$	-2		+1.5	%
		$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				
Adjustable Output						
		$I_{OUT} = 10 \text{ mA}$	0.495	0.500	0.505	V
		$ \begin{array}{c} 100 \; \mu A < I_{OUT} < 500 \; mA, V_{IN} = 2.3 \; V \; to \; 5.5 \; V, \\ T_J = -40 ^{\circ} C \; to \; +125 ^{\circ} C \end{array} $	0.485	0.500	0.515	V
LINE REGULATION	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{IN} = V_{IN} = 2.3 \text{ V to } 5.5 \text{ V, } T_{J} = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}$	-0.05		+0.05	%/V
LOAD REGULATION <sup>3</sup>	$\Delta V_{OUT}/\Delta I_{OUT}$	$I_{OUT} = 1 \text{ mA to } 500 \text{ mA}$		0.0005		%/mA
		$I_{OUT} = 1 \text{ mA to } 500 \text{ mA}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			0.001	%/mA
ADJ INPUT BIAS CURRENT	ADJ <sub>I-BIAS</sub>	$2.3 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$ , ADJ connected to VOUT		15		nA
DROPOUT VOLTAGE⁴	V <sub>DROPOUT</sub>					
		$I_{OUT} = 10 \text{ mA}, V_{OUT} > 2.3 \text{ V}$		3		mV
		$I_{OUT} = 10 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			5	mV
		$I_{OUT} = 250 \text{ mA}, V_{OUT} > 2.3 \text{ V}$		65		mV
		$I_{OUT} = 250 \text{ mA}, T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			120	mV
		$I_{OUT} = 500 \text{ mA}, V_{OUT} > 2.3 \text{V}$		130		mV
		$I_{OUT} = 500 \text{ mA}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			230	mV
START-UP TIME <sup>5</sup>	t <sub>START-UP</sub>	V <sub>OUT</sub> = 3.0 V		350		μs
CURRENT LIMIT THRESHOLD <sup>6</sup>	I <sub>LIMIT</sub>		550	750	1000	mA
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS <sub>SD</sub>	T <sub>1</sub> rising		150		°C
Thermal Shutdown Hysteresis	TS <sub>SD-HYS</sub>			15		°C
EN INPUT	35 1113					
EN Input Logic High	V <sub>IH</sub>	$2.3 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$	1.2			V
EN Input Logic Low	V <sub>IL</sub>	$2.3 \text{ V} \le V_{\text{IN}} \le 5.5 \text{ V}$			0.4	V
EN Input Leakage Current	V <sub>I-LEAKAGE</sub>	EN = VIN or GND		0.1	· · ·	μΑ
pac Leanage Carrein	* I-LEAKAGE	EN = VIN or GND, $T_1 = -40^{\circ}$ C to +125°C		···	1	μΑ
UNDERVOLTAGE LOCKOUT	UVLO				•	μ, ,
Input Voltage Rising	UVLO <sub>RISE</sub>	$T_1 = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$			2.1	V
Input Voltage Falling	UVLO	$T_1 = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	1.5			V
Hysteresis	UVLO <sub>HYS</sub>	$T_A = 25^{\circ}C$		125		mV

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
OUTPUT NOISE	OUT <sub>NOISE</sub>	10 Hz to 100 kHz, $V_{IN} = 5.5 \text{ V}$ , $V_{OUT} = 1.2 \text{ V}$		25		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5.5 \text{ V}$ , $V_{OUT} = 1.8 \text{ V}$		35		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5.5 \text{ V}$ , $V_{OUT} = 2.5 \text{ V}$		45		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5.5 \text{ V}$ , $V_{OUT} = 3.3 \text{ V}$		55		μV rms
		10 Hz to 100 kHz, $V_{IN} = 5.5 \text{ V}$ , $V_{OUT} = 4.2 \text{V}$		65		μV rms
POWER SUPPLY REJECTION RATIO	PSRR	10 kHz to 100 kHz, V <sub>OUT</sub> = 1.8 V, 2.5 V, 3.3 V		60		dB
$(V_{IN} = V_{OUT} + 1V)$						

<sup>&</sup>lt;sup>1</sup> The current from the external resistor divider network in the case of adjustable voltage output (as with the ADP125) should be subtracted from the ground current measured.

#### RECOMMENDED CAPACITOR SPECIFICATIONS

Table 2.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Minimum Input and Output Capacitance <sup>1</sup>	CAP <sub>MIN</sub>	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0.70			μF
Capacitor ESR	$R_{\rm ESR}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0.001		1	Ω

<sup>&</sup>lt;sup>1</sup> The minimum input and output capacitance should be greater than 0.70 μF over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended; Y5V and Z5U capacitors are not recommended for use with this LDO.

<sup>&</sup>lt;sup>2</sup> Accuracy when VOUT is connected directly to ADJ. When VOUT voltage is set by external feedback resistors, absolute accuracy in adjust mode depends on the tolerances of the resistors used.

<sup>&</sup>lt;sup>3</sup> Based on an endpoint calculation using 1 mA and 500 mA loads.

<sup>&</sup>lt;sup>4</sup> Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output voltages greater than 2.3 V.

<sup>&</sup>lt;sup>5</sup> Start-up time is defined as the time between the rising edge of EN to VOUT being at 90% of its nominal value.

<sup>&</sup>lt;sup>6</sup> Current limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.3 V output voltage is defined as the current that causes the output voltage to drop to 90% of 3.3 V, or 2.97 V.

### **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
VIN to GND	-0.3 V to +6.5 V
ADJ to GND	−0.3 V to +4 V
EN to GND	-0.3 V to +6.5 V
VOUT to GND	−0.3 V to VIN
Storage Temperature Range	−65°C to +150°C
Operating Ambient Temperature Range	−40°C to +85°C
Operating Junction Temperature Range	-40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP124/ADP125 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that  $T_J$  will remain within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may have to be limited.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature  $(T_J)$  of the device is dependent on the ambient temperature  $(T_A)$ , the power dissipation of the device  $(P_D)$ , and the junction-to-ambient thermal resistance of the package  $(\theta_{JA})$ .

Maximum junction temperature  $(T_J)$  is calculated from the ambient temperature  $(T_A)$  and power dissipation  $(P_D)$  using the formula

$$T_I = T_A + (P_D \times \theta_{IA})$$

The junction-to-ambient thermal resistance  $(\theta_{JA})$  of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the

application and board layout. In applications in which high maximum power dissipation exists, close attention to thermal board design is required. The value of  $\theta_{IA}$  may vary, depending on PCB material, layout, and environmental conditions. The specified values of  $\theta_{IA}$  are based on a 4-layer, 4 inch  $\times$  3 inch circuit board. Refer to JESD 51-7 for detailed information on the board construction.

 $\Psi_{JB}$  is the junction-to-board thermal characterization parameter and is measured in °C/W. The  $\Psi_{JB}$  of the package is based on modeling and calculation using a 4-layer board. The *Guidelines for Reporting and Using Package Thermal Information: JESD51-12* states that thermal characterization parameters are not the same as thermal resistances.  $\Psi_{JB}$  measures the component power flowing through multiple thermal paths rather than a single path as in thermal resistance,  $\theta_{JB}$ . Therefore,  $\Psi_{JB}$  thermal paths include convection from the top of the package as well as radiation from the package—factors that make  $\Psi_{JB}$  more useful in real-world applications. Maximum junction temperature  $(T_J)$  is calculated from the board temperature  $(T_B)$  and power dissipation  $(P_D)$  using the formula

$$T_J = T_B + (P_D \times \Psi_{JB})$$

Refer to JESD51-8 and JESD51-12 for more detailed information about  $\Psi_{\text{IB}}.$ 

#### THERMAL RESISTANCE

 $\theta_{JA}$  and  $\Psi_{JB}$  are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

**Table 4. Thermal Resistance** 

Package Type	<b>Ө</b> JA	$\Psi_{JB}$	Unit
8-Lead MSOP	102.8	31.8	°C/W
8-Lead LFCSP	68.9	44.1	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



#### NOTES

- 1. NC = NO CONNECT.
  2. THE EXPOSED PAD MUST BE CONNECTED TO GROUND.

Figure 3. ADP124 Fixed Output MSOP Pin Configuration



#### NOTES

- 1. NC = NO CONNECT.
  2. THE EXPOSED PAD MUST BE CONNECTED TO GROUND.

Figure 4. ADP124 Fixed Output LFCSP Pin Configuration



#### NOTES

- 1. NC = NO CONNECT.
  2. THE EXPOSED PAD MUST BE CONNECTED TO GROUND.

Figure 5. ADP125 Adjustable Output MSOP Pin Configuration



#### NOTES

- 1. NC = NO CONNECT.
  2. THE EXPOSED PAD MUST BE CONNECTED TO GROUND.

Figure 6. ADP125 Adjustable Output LFCSP Pin Configuration

**Table 5. Pin Function Descriptions** 

	Mnemonic		
Pin No.	ADP124	ADP125	Description
1	VOUT	VOUT	Regulated Output Voltage. Bypass VOUT to GND with a 1 µF or greater capacitor.
2	VOUT	VOUT	Regulated Output Voltage. Bypass VOUT to GND with a 1 µF or greater capacitor.
3	VOUT SENSE	N/A	Feedback Node for the Error Amplifier. Connect to VOUT.
	N/A	ADJ	Feedback Node for the Error Amplifier. Connect the midpoint of an external divider from VOUT to GND to this pin to set the output voltage.
4	GND	GND	Ground.
5 EN EN		EN	Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup, connect EN to VIN.
6	NC	NC	No Connect. This pin is not connected internally.
7	VIN	VIN	Regulator Input Supply. Bypass VIN to GND with a 1 µF or greater capacitor.
8	VIN	VIN	Regulator Input Supply. Bypass VIN to GND with a 1 µF or greater capacitor.
	EPAD	EPAD	The exposed pad must be connected to ground.

### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\rm IN}$  = 3.8 V,  $V_{\rm OUT}$  = 3.3V,  $I_{\rm OUT}$  = 10 mA,  $C_{\rm IN}$  = 1.0  $\mu$ F,  $C_{\rm OUT}$  = 1.0  $\mu$ F,  $T_{\rm A}$  = 25°C, unless otherwise noted.




Figure 7. Output Voltage vs. Junction Temperature




Figure 8. Output Voltage vs. Load Current




Figure 9. Output Voltage vs. Input Voltage




Figure 10. Ground Current vs. Junction Temperature




Figure 11. Ground Current vs. Load Current




Figure 12. Ground Current vs. Input Voltage




Figure 13. Shutdown Current vs. Temperature at Various Input Voltages




Figure 14. Dropout Voltage vs. Load Current




Figure 15. Ground Current vs. Input Voltage (in Dropout)




Figure 16. Output Voltage vs. Input Voltage (in Dropout)




Figure 17. Power Supply Rejection Ratio vs. Frequency,  $V_{OUT}$  = 2.8 V,  $V_{IN}$  = 3.8 V




Figure 18. Power Supply Rejection Ratio vs. Frequency,  $V_{OUT} = 3.3 \text{ V}$ ,  $V_{IN} = 4.3 \text{ V}$ 




Figure 19. Power Supply Rejection Ratio vs. Frequency,  $V_{OUT} = 4.2 \text{ V}$ ,  $V_{IN} = 5.2 \text{ V}$ 




Figure 20. Power Supply Rejection Ratio vs. Frequency, Various Output Voltages and Load Currents




Figure 21. Power Supply Rejection Ratio vs. Headroom Voltage ( $V_{\text{IN}} - V_{\text{OUT}}$ ),  $V_{\text{OUT}} = 2.8 \text{ V}$ 




Figure 22. Output Noise Spectrum,  $V_{IN} = 5 V$ 




Figure 23. Output Noise vs. Load Current and Output Voltage,  $V_{IN} = 5 \text{ V}$ 




Figure 24. Load Transient Response,  $C_{OUT} = 1 \mu F$ 




Figure 25. Load Transient Response,  $C_{OUT} = 4.7 \,\mu\text{F}$ 




Figure 26. Line Transient Response, Load Current = 1 mA




Figure 27. Line Transient Response, Load Current = 500 mA

### THEORY OF OPERATION

The ADP124/ADP125 are low quiescent current, low dropout linear regulators that operate from 2.3 V to 5.5 V and can provide up to 500 mA of output current. Drawing a low 210  $\mu A$  of quiescent current (typical) at full load makes the ADP124/ADP125 ideal for battery-operated portable equipment. Shutdown current consumption is typically 100 nA.

Optimized for use with small 1  $\mu F$  ceramic capacitors, the ADP124/ADP125 provide excellent transient performance.

Internally, the ADP124/ADP125 consist of a reference, an error amplifier, a feedback voltage divider, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback voltage from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, allowing more current to pass and increasing the output voltage. If the feedback voltage is higher than the reference voltage, the gate of the PMOS device is pulled higher, allowing less current to pass and decreasing the output voltage.

The adjustable ADP125 has an output voltage range of 0.8 V to 5.0 V. The output voltage is set by the ratio of two external resistors, as shown in Figure 2. The device servos the output to maintain the voltage at the ADJ pin at 0.5 V referenced to ground. The current in R1 is then equal to 0.5 V/R2 and the current in R1 is the current in R2 plus the ADJ pin bias current. The ADJ pin bias current, 15 nA at 25°C, flows through R1 into the ADJ pin.


The output voltage can be calculated using the equation:

$$V_{OUT} = 0.5 \text{ V} (1 + R1/R2) + (ADJ_{I-BIAS})(R1)$$

The value of R1 should be less than 200 k $\Omega$  to minimize errors in the output voltage caused by the ADJ pin bias current. For example, when R1 and R2 each equal 200 k  $\Omega$ , the output voltage is 1.0 V. The output voltage error introduced by the ADJ pin bias current is 3 mV or 0.3%, assuming a typical ADJ pin bias current of 15 nA at 25°C.

Note that in shutdown, the output is turned off and the divider current is 0.

The ADP124/ADP125 use the EN pin to enable and disable the VOUT pin under normal operating conditions. When EN is high, VOUT turns on; when EN is low, VOUT turns off. For automatic startup, EN can be tied to VIN.



NOTES
1. R1 AND R2 ARE INTERNAL RESISTORS, AVAILABLE ON THE ADP124 ONLY.

Figure 28. ADP124 Internal Block Diagram (Fixed Output)




Figure 29. ADP125 Internal Block Diagram (Adjustable Output)

# APPLICATIONS INFORMATION CAPACITOR SELECTION

#### **Output Capacitor**

The ADP124/ADP125 are designed for operation with small, space-saving ceramic capacitors, but these devices can function with most commonly used capacitors as long as care is taken to ensure an appropriate effective series resistance (ESR) value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 0.70  $\mu F$  capacitance with an ESR of 1  $\Omega$  or less is recommended to ensure stability of the ADP124/ADP125. The transient response to changes in load current is also affected by the output capacitance. Using a larger value of output capacitance improves the transient response of the ADP124/ADP125 to dynamic changes in load current. Figure 30 and Figure 31 show the transient responses for output capacitance values of 1  $\mu F$  and 4.7  $\mu F$ , respectively.




Figure 30. Output Transient Response,  $C_{OUT} = 1 \mu F$ 




Figure 31. Output Transient Response,  $C_{OUT} = 4.7 \mu F$ 

#### **Input Bypass Capacitor**

Connecting a 1  $\mu F$  capacitor from VIN to GND reduces the circuit sensitivity to the printed circuit board (PCB) layout, especially when a long input trace or high source impedance is encountered. If greater than 1  $\mu F$  of output capacitance is required, the input capacitor should be increased to match it.

#### **Input and Output Capacitor Properties**

Any good quality ceramic capacitors can be used with the ADP124/ADP125, as long as the capacitor meets the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have an adequate dielectric to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. Using an X5R or X7R dielectric with a voltage rating of 6.3 V or 10 V is recommended. However, using Y5V and Z5U dielectrics are not recommended for any LDO, due to their poor temperature and dc bias characteristics.

Figure 32 depicts the capacitance vs. capacitor voltage bias characteristics of an 0402, 1  $\mu F$ , 10 V X5R capacitor. The voltage stability of a capacitor is strongly influenced by the capacitor size and the voltage rating. In general, a capacitor in a larger package or of a higher voltage rating exhibits better stability. The temperature variation of the X5R dielectric is about  $\pm 15\%$  over the  $-40^{\circ}C$  to  $+85^{\circ}C$  temperature range and is not a function of package or voltage rating.




Figure 32. Capacitance vs. Capacitor Voltage Bias Characteristics

Equation 1 can be used to determine the worst-case capacitance, accounting for capacitor variation over temperature, component tolerance, and voltage.

$$C_{EFF} = C \times (1 - TEMPCO) \times (1 - TOL) \tag{1}$$

where.

 $C_{EFF}$  is the effective capacitance at the operating voltage. C is the rated capacitance value.

*TEMPCO* is the worst-case capacitor temperature coefficient. *TOL* is the worst-case component tolerance.

In this example, the worst-case temperature coefficient (TEMPCO) over  $-40^{\circ}$ C to  $+85^{\circ}$ C is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C is  $0.94~\mu\text{F}$  at 4.2~V from the graph in Figure 32.

Substituting these values in Equation 1 yields

$$C_{EFF} = 0.94 \,\mu\text{F} \times (1 - 0.15) \times (1 - 0.1) = 0.719 \,\mu\text{F}$$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP124/ADP125, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors are evaluated for each application.

### **UNDERVOLTAGE LOCKOUT**

The ADP124/ADP125 have an internal undervoltage lockout circuit that disables all inputs and the output when the input voltage is less than approximately 2 V. This ensures that the ADP124/ADP125 inputs and the output behave in a predictable manner during power-up.

#### **ENABLE FEATURE**

The ADP124/ADP125 uses the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 33, when a rising voltage on EN crosses the active threshold, VOUT turns on. Conversely, when a falling voltage on EN crosses the inactive threshold, VOUT turns off.




Figure 33. Typical EN Pin Operation

As shown in Figure 33, the EN pin has built-in hysteresis. This prevents on/off oscillations that may occur due to noise on the EN pin as it passes through the threshold points.

The active and inactive thresholds of the EN pin are derived from the VIN voltage. Therefore, these thresholds vary as the input voltage changes. Figure 34 shows typical EN active and inactive thresholds when the VIN voltage varies from 2.3 V to 5.5 V.




Figure 34. Typical EN Pin Thresholds vs. Input Voltage

The ADP124/ADP125 use an internal soft start to limit the inrush current when the output is enabled. The start-up time for the 2.8 V option is approximately 350  $\mu s$  from the time the EN active threshold is crossed to when the output reaches 90% of its final value. As shown in Figure 35, the start-up time is dependent on the output voltage setting and increases slightly as the output voltage increases.




Figure 35. Typical Start-Up Time

# CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP124/ADP125 are protected from damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP124/ADP125 are designed to limit the current when the output load reaches 750 mA (typical). When the output load exceeds 750 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C typical. Under extreme conditions (that is, high ambient temperature and power dissipation), when the junction temperature starts to rise above 150°C, the output is turned off, reducing output current to zero. When the junction temperature cools to less than 135°C, the output is turned on again and the output current is restored to its nominal value.

Consider the case where a hard short from VOUT to GND occurs. At first, the ADP124/ADP125 limit the current so that only 750 mA is conducted into the short. If self-heating causes the junction temperature to rise above 150°C, thermal shutdown activates, turning off the output and reducing the output current to zero. When the junction temperature cools to less than 135°C, the output turns on and conducts 750 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C results in a current oscillation between 750 mA and 0 mA that continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device from damage due to accidental overload conditions. For reliable operation, the device power dissipation must be externally limited so that the junction temperature does not exceed 125°C.

#### THERMAL CONSIDERATIONS

To guarantee reliable operation, the junction temperature of the ADP124/ADP125 must not exceed 125°C. To ensure that the junction temperature is less than this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air ( $\theta_{JA}$ ). The value of  $\theta_{JA}$  is dependent on the package assembly compounds used and the amount of copper to which the GND pins of the package are soldered on the PCB. Table 6 shows typical  $\theta_{JA}$  values of the 8-lead MSOP package for various PCB copper sizes. Table 7 shows typical  $\Psi_{JB}$  values of the 8-lead MSOP and 8-lead 3 mm  $\times$  3 mm LFCSP package.

Table 6. Typical  $\theta_{JA}$  Values for Specified PCB Copper Sizes

θ <sub>JA</sub> (°C/W)				
Copper Size (mm²)	MSOP	LFCSP		
25	108.6	177.8		
100	75.5	138.2		
500	42.5	79.8		
1000	34.7	67.8		
6400	26.1	53.5		

Table 7. Typical  $\Psi_{JB}$  Values

Ψ <sub>JB</sub> (°C/W)					
MSOP	LFCSP				
31.7	44.1				

The junction temperature of the ADP124/ADP125 can be calculated from the following equation:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA}) \tag{2}$$

where:

 $T_A$  is the ambient temperature.

 $P_D$  is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND})$$
(3)

where:

 $I_{LOAD}$  is the load current.

 $I_{GND}$  is the ground current.

 $V_{IN}$  and  $V_{OUT}$  are input and output voltages, respectively.

The power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation can be simplified as follows:

$$T_{J} = T_{A} + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA} \}$$

$$\tag{4}$$

As shown in Equation 4, for a given ambient temperature, input-to-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. Figure 36 through Figure 41 show junction temperature calculations for different ambient temperatures, load currents,  $V_{\rm IN}$  to  $V_{\rm OUT}$  differentials, and areas of PCB copper.

In cases where the board temperature is known, the thermal characterization parameter,  $\Psi_{JB}$ , can be used to estimate the junction temperature rise. The maximum junction temperature  $(T_J)$  is calculated from the board temperature  $(T_B)$  and power dissipation  $(P_D)$  using the formula

$$T_{J} = T_{B} + (P_{D} \times \Psi_{JB}) \tag{5}$$

#### JUNCTION TEMPERATURE CALCULATIONS



Figure 36. Junction Temperature vs. Power Dissipation and copper area, MSOP,  $T_A = 25 \, ^{\circ} \text{C}$ 




Figure 37. Junction Temperature vs. Power Dissipation and copper area, LFCSP,  $T_A$  = 25  $^{\circ}$ C




Figure 38. Junction Temperature vs. Power Dissipation and copper area, MSOP,  $T_{\rm A}$  = 50  $^{\circ}$ C




Figure 39. Junction Temperature vs. Power Dissipation and copper area, LFCSP,  $T_A = 50^{\circ}\text{C}$ 




Figure 40. Junction Temperature vs. Power Dissipation, MSOP package at various Board Temperatures




Figure 41. Junction Temperature vs. Power Dissipation, LFCSP package at various Board Temperatures

# PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP124/ADP125. However, as shown in Table 6, a point of diminishing returns eventually is reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

The input capacitor should be placed as close as possible to the VIN and GND pins, and the output capacitor should be placed as close as possible to the VOUT and GND pins. Use of 0402 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where the area is limited.




Figure 42. Example ADP124 MSOP PCB Layout




Figure 43. Example ADP125 MSOP PCB Layout




Figure 44. Example ADP124/ADP125 LFCSP PCB Layout

### **OUTLINE DIMENSIONS**




Figure 45. 8-Lead Mini Small Outline Package with Exposed Pad [MINI\_SO\_EP] (RH-8-1) Dimensions shown in millimeters

1.70 1.60 2.00 BSC SQ 1.50 1.10 1.00 0.30 0.90 **PIN 1 INDEX** 0.25 **AREA** 0.20 **1**0.20 MIN PIN 1 INDICATOR TOP VIEW BOTTOM VIEW (WITH EXPOSED PAD) 0.60 (R 0.10) 0.05 MAX 0.55 0.02 NOM 0.50 FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. **SEATING** PLANE 0.15 REF 0.50 BSC 0.30 0.25 0.18

Figure 46. 8-Lead Lead Frame Chip Scale Package [LFCSP\_UD] 2 mm × 2 mm Body, Ultra Thin, Dual Lead (CP-8-8) Dimensions shown in millimeters

062429

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range (T <sub>J</sub> )	Output Voltage (V) <sup>2</sup>	Package Description	Package Option	Branding
ADP124ARHZ-1.8-R7	-40°C to +125°C	1.8	8-Lead MINI_SO_EP	RH-8-1	37
ADP124ARHZ-2.5-R7	-40°C to +125°C	2.5	8-Lead MINI_SO_EP	RH-8-1	3T
ADP124ARHZ-2.7-R7	-40°C to +125°C	2.7	8-Lead MINI_SO_EP	RH-8-1	3U
ADP124ARHZ-2.8-R7	−40°C to +125°C	2.8	8-Lead MINI_SO_EP	RH-8-1	3Z
ADP124ARHZ-2.85-R7	−40°C to +125°C	2.85	8-Lead MINI_SO_EP	RH-8-1	40
ADP124ARHZ-2.9-R7	-40°C to +125°C	2.9	8-Lead MINI_SO_EP	RH-8-1	41
ADP124ARHZ-3.0-R7	−40°C to +125°C	3.0	8-Lead MINI_SO_EP	RH-8-1	49
ADP124ARHZ-3.3-R7	-40°C to +125°C	3.3	8-Lead MINI_SO_EP	RH-8-1	4F
ADP124ACPZ-1.8-R7	−40°C to +125°C	1.8	8-Lead LFCSP_UD	CP-8-8	LHH
ADP124ACPZ-2.8-R7	−40°C to +125°C	2.8	8-Lead LFCSP_UD	CP-8-8	LHJ
ADP124ACPZ-3.0-R7	-40°C to +125°C	3.0	8-Lead LFCSP_UD	CP-8-8	LHK
ADP124ACPZ-3.3-R7	−40°C to +125°C	3.3	8-Lead LFCSP_UD	CP-8-8	LHL
ADP125ACPZ-R7	−40°C to +125°C	0.8 to 5.0 (Adjustable)	8-Lead LFCSP_UD	CP-8-8	LHM
ADP125ARHZ-R7	−40°C to +125°C	0.8 to 5.0 (Adjustable)	8-Lead MINI_SO_EP	RH-8-1	38
ADP125ARHZ	-40°C to +125°C	0.8 to 5.0 (Adjustable)	8-Lead MINI_SO_EP	RH-8-1	38
ADP124-3.3-EVALZ		3.3	MSOP Evaluation Board		
ADP125-EVALZ		Adjustable	MSOP Evaluation Board		
ADP124CP-3.3-EVALZ		3.3	LFCSP Evaluation Board		
ADP125CP-EVALZ		Adjustable	LFCSP Evaluation Board		
ADP124RHZ-REDYKIT			REDYKIT		

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part. <sup>2</sup> Up to 31 fixed-output voltage options from 1.75 V to 3.3 V are available. For additional voltage options, contact a local Analog Devices, Inc., sales or distribution representative.

ΔN	P1	24/	/ΔN	P1	125
ΛV		I 47	עח		IZJ

**NOTES** 

ADP	124/	'ADP	125
-----	------	------	-----

**NOTES**