

LM3409 Demonstration Board

National Semiconductor
 Application Note 1954
 James Patterson
 November 20, 2009



Introduction


This demonstration board showcases the LM3409 PFET controller for a buck current regulator. It is designed to drive 4 LEDs ($V_O = 15V$) at a maximum average LED current ($I_{LED} = 1A$) from a DC input voltage ($V_{IN} = 24V$). The switching frequency ($f_{SW} = 525\text{ kHz}$) is targeted for the nominal operating point, however f_{SW} varies across the entire operating range. The circuit can accept an input voltage of 6V-42V. However, if the input voltage drops below the regulated LED string voltage, the converter goes into dropout and $V_O = V_{IN}$ ideally.

The PCB is made using 2 layers of 2 oz. copper with FR4 dielectric. The board showcases several features of the LM3409 including both analog dimming using a potentiometer (R5) tied to the IADJ pin and internal PWM dimming using the EN pin. There is a header (J1) with a removable jumper, which is used to select PWM dimming or low power shutdown.

The board has a right angle connector (J2) which can mate with an external LED load board allowing for the LEDs to be mounted close to the driver. This reduces potential ringing when there is no output capacitor. Alternatively, the LED+ and LED- turrets can be used to connect the LED load.


This board can be easily modified to demonstrate other operating points as shown in the *Alternate Designs* section. The LM3409/09HV datasheet *Design Procedure* can be used to design for any set of specifications.

EFFICIENCY WITH 4 SERIES LEDs AT 1A



30093649

Schematic



30093601


Pin Descriptions

Pin(s)	Name	Description	Application Information
1	UVLO	Input under-voltage lockout	Connect to a resistor divider from V_{IN} and GND. Turn-on threshold is 1.24V and hysteresis for turn-off is provided by a 22 μ A current source.
2	IADJ	Analog LED current adjust	Apply a voltage between 0 - 1.24V, connect a resistor to GND, or leave open to set the current sense threshold voltage.
3	EN	Logic level enable	Apply a voltage >1.74V to enable device, a PWM signal to dim, or a voltage <0.5V for low power shutdown.
4	COFF	Off-time programming	Connect resistor to V_O , and capacitor to GND to set the off-time.
5	GND	Ground	Connect to the system ground.
6	PGATE	Gate drive	Connect to the gate of the external PFET.
7	CSN	Negative current sense	Connect to the negative side of the sense resistor.
8	CSP	Positive current sense	Connect to the positive side of the sense resistor (V_{IN}).
9	VCC	V_{IN} -referenced linear regulator output	Connect at least a 1 μ F ceramic capacitor to V_{IN} . The regulator provides power for the PFET drive.
10	VIN	Input voltage	Connect to the input voltage.
DAP	DAP	Thermal pad on bottom of IC	Connect to pin 5 (GND). Place 4-6 vias from DAP to bottom GND plane.

Bill of Materials


Qty	Part ID	Part Value	Manufacturer	Part Number
1	U1	Buck controller	NSC	LM3409MY
1	C1	4.7 μ F X7R 20% 50V	MURATA	GRM55ER71H475MA01L
1	C2, C5	No Load		
1	C3	470pF X7R 10% 50V	TDK	C1608X7R1H471K
1	C4	1.0 μ F X7R 10% 16V	TDK	C1608X7R1C105K
1	C6	0.1 μ F 50V 10% X7R	MURATA	C1608X7R1C104K
1	Q1	PMOS 70V 5.7A	ZETEX	ZXMP7A17KTC
1	D1	Schottky 60V 5A	VISHAY	CDBC560-G
1	L1	22 μ H 20% 3.5A	TDK	SLF12565T-220M3R5
1	R1	15.4k Ω 1%	VISHAY	CRCW060315K4FKEA
1	R2	6.98k Ω 1%	VISHAY	CRCW06036K98FKEA
1	R3	49.9k Ω 1%	VISHAY	CRCW060349K9FKEA
1	R4	0.2 Ω 1% 1W	VISHAY	WSL2512R2000FEA
1	R5	250k Ω potentiometer	BOURNS	3352P-1-254
1	J1		MOLEX	22-28-4033
1	J2		SAMTEC	TSSH-107-01-S-D-RA
2	VIN, GND		KEYSTONE	575-8
3	VADJ, LED+, LED-		KEYSTONE	1502-2

PCB Layout



Top Layer

30093650



Bottom Layer

30093651

Design Procedure

SPECIFICATIONS

$$V_{IN} = 24V; V_{IN-MAX} = 42V$$

$$V_O = 15V$$

$$f_{SW} = 525kHz$$

$$I_{LED} = 1A$$

$$\Delta i_{LED-PP} = \Delta i_{L-PP} = 450mA$$

$$\Delta V_{IN-PP} = 720mV$$

$$V_{TURN-ON} = 10V; V_{HYS} = 1.1V$$

$$\eta = 0.95$$

1. NOMINAL SWITCHING FREQUENCY

Assume $C3 = 470pF$ and $\eta = 0.95$. Solve for $R1$:

$$R1 = \frac{-\left(1 - \frac{V_O}{\eta \times V_{IN}}\right)}{(C3 + 20 \text{ pF}) \times f_{SW} \times \ln\left(1 - \frac{1.24V}{V_O}\right)}$$

$$R1 = \frac{-\left(1 - \frac{15V}{0.95 \times 24V}\right)}{490 \text{ pF} \times 525 \text{ kHz} \times \ln\left(1 - \frac{1.24V}{15V}\right)} = 15.4 \text{ k}\Omega$$

The closest 1% tolerance resistor is 15.4 k Ω therefore the actual t_{OFF} and target f_{SW} are:

$$t_{OFF} = -(C3 + 20pF) \times R1 \times \ln\left(1 - \frac{1.24V}{V_O}\right)$$

$$t_{OFF} = -490 \text{ pF} \times 15.4 \text{ k}\Omega \times \ln\left(1 - \frac{1.24V}{15V}\right) = 651 \text{ ns}$$

$$f_{SW} = \frac{1 - \left(\frac{V_O}{\eta \times V_{IN}}\right)}{t_{OFF}} = \frac{1 - \left(\frac{15V}{0.95 \times 24V}\right)}{651 \text{ ns}} = 525 \text{ kHz}$$

The chosen components from step 1 are:

$$\boxed{C3 = 470 \text{ pF}}$$

$$\boxed{R1 = 15.4 \text{ k}\Omega}$$

2. INDUCTOR RIPPLE CURRENT

Solve for $L1$:

$$L1 = \frac{V_O \times t_{OFF}}{\Delta i_{L-PP}} = \frac{15V \times 651 \text{ ns}}{450 \text{ mA}} = 21.7 \mu\text{H}$$

The closest standard inductor value is 22 μH therefore the actual Δi_{L-PP} is:

$$\Delta i_{L-PP} = \frac{V_O \times t_{OFF}}{L1} = \frac{15V \times 651 \text{ ns}}{22 \mu\text{H}} = 444 \text{ mA}$$

The chosen component from step 2 is:

$$\boxed{L1 = 22 \mu\text{H}}$$

3. AVERAGE LED CURRENT

Determine I_{L-MAX} :

$$I_{L-MAX} = I_{LED} + \frac{\Delta i_{L-PP}}{2} = 1A + \frac{444 \text{ mA}}{2} = 1.22A$$

Assume $V_{ADJ} = 1.24V$ and solve for $R4$:

$$R4 = \frac{V_{ADJ}}{5 \times I_{L-MAX}} = \frac{1.24V}{5 \times 1.22A} = 0.203\Omega$$

The closest 1% tolerance resistor is 0.2 Ω therefore the I_{LED} is:

$$I_{LED} = \frac{V_{ADJ}}{5 \times R4} - \frac{\Delta i_{L-PP}}{2}$$

$$I_{LED} = \frac{1.24V}{5 \times 0.2\Omega} - \frac{444 \text{ mA}}{2} = 1.02A$$

The chosen component from step 3 is:

$$\boxed{R4 = 0.2\Omega}$$

4. OUTPUT CAPACITANCE

No output capacitance is necessary.

5. INPUT CAPACITANCE

Determine t_{ON} :

$$t_{ON} = \frac{1}{f_{SW}} - t_{OFF} = \frac{1}{525 \text{ kHz}} - 651 \text{ ns} = 1.25 \mu\text{s}$$

Solve for C_{IN-MIN} :

$$C_{IN-MIN} = \frac{I_{LED} \times t_{ON}}{\Delta V_{IN-PP}} = \frac{1.02A \times 1.25 \mu\text{s}}{720 \text{ mV}} = 1.77 \mu\text{F}$$

Choose C_{IN} :

$$C_{IN} = C_{IN-MIN} \times 2 = 3.54 \mu\text{F}$$

Determine I_{IN-RMS} :

$$I_{IN-RMS} = I_{LED} \times f_{SW} \times \sqrt{t_{ON} \times t_{OFF}}$$

$$I_{IN-RMS} = 1.02A \times 525 \text{ kHz} \times \sqrt{1.25 \mu\text{s} \times 651 \text{ ns}} = 483 \text{ mA}$$

The chosen components from step 5 are:

$$\boxed{C1 = 4.7 \mu\text{F}}$$

6. P-CHANNEL MOSFET

Determine minimum Q1 voltage rating and current rating:

$$V_{T-MAX} = V_{IN-MAX} = 42V$$

$$I_T = D \times I_{LED} = \frac{V_O \times I_{LED}}{V_{IN} \times \eta} = \frac{15V \times 1.02A}{24V \times 0.95} = 670 \text{ mA}$$

A 70V, 5.7A PFET is chosen with $R_{DS-ON} = 190\text{m}\Omega$ and $Q_g = 20\text{nC}$. Determine I_{T-RMS} and P_T :

$$I_{T-RMS} = I_{LED} \times \sqrt{D \times \left(1 + \frac{1}{12} \times \left(\frac{\Delta i_{L-PP}}{I_{LED}}\right)^2\right)}$$

$$I_{T-RMS} = 1.02A \times \sqrt{\frac{15V}{24V \times 0.95} \times \left(1 + \frac{1}{12} \times \left(\frac{444 \text{ mA}}{1.02A}\right)^2\right)}$$

$$I_{T-RMS} = 830 \text{ mA}$$

$$P_T = I_{T-RMS}^2 \times R_{DS-ON} = 830\text{mA}^2 \times 190\text{m}\Omega = 132 \text{ mW}$$

The chosen component from step 6 is:

$$Q1 \rightarrow 5.7A, 70V, \text{ DPAK}$$

7. RE-CIRCULATING DIODE

Determine minimum D1 voltage rating and current rating:

$$V_{D-MAX} = V_{IN-MAX} = 42V$$

$$I_D = (1-D) \times I_{LED} = \left(1 - \frac{V_O}{V_{IN} \times \eta}\right) \times I_{LED}$$

$$I_D = \left(1 - \frac{15V}{24V \times 0.95}\right) \times 1.02A = 348 \text{ mA}$$

A 60V, 5A diode is chosen with $V_D = 750\text{mV}$. Determine P_D :

$$P_D = I_D \times V_D = 348 \text{ mA} \times 750 \text{ mV} = 261 \text{ mW}$$

The chosen component from step 7 is:

$$D1 \rightarrow 5A, 60V, \text{ SMC}$$

8. INPUT UNDER-VOLTAGE LOCKOUT (UVLO)

Solve for R3:

$$R3 = \frac{V_{HYS}}{22 \mu A} = \frac{1.1V}{22 \mu A} = 50 \text{ k}\Omega$$

The closest 1% tolerance resistor is 49.9 k Ω therefore V_{HYS} is:

$$V_{HYS} = R3 \times 22 \mu A = 49.9 \text{ k}\Omega \times 22 \mu A = 1.1V$$

Solve for R2:

$$R2 = \frac{1.24V \times R3}{V_{TURN-ON} - 1.24V} = \frac{1.24V \times 49.9 \text{ k}\Omega}{10V - 1.24V} = 7.06 \text{ k}\Omega$$

The closest 1% tolerance resistor is 6.98 k Ω therefore $V_{TURN-ON}$ is:

$$V_{TURN-ON} = \frac{1.24V \times (R2 + R3)}{R2}$$

$$V_{TURN-ON} = \frac{1.24V \times (6.98 \text{ k}\Omega + 49.9 \text{ k}\Omega)}{6.98 \text{ k}\Omega} = 10.1V$$

The chosen components from step 8 are:

$$R2 = 6.98 \text{ k}\Omega$$

$$R3 = 49.9 \text{ k}\Omega$$

9. IADJ CONNECTION METHOD

The IADJ pin controls the high-side current sense threshold as outlined in the datasheet. The LM3409 demonstration board allows for two methods to be evaluated using the IADJ pin. The desired method is chosen as follows:

Method #1: Applying an external voltage to the VADJ terminal between 0 and 1.24V linearly scales the current sense threshold between 0 and 248mV nominally.

Method #2: If no voltage is applied to the VADJ terminal, the internal 5 μA current source will bias the voltage across the external potentiometer (R5). The potentiometer can be used to adjust the current sense threshold also. It is sized knowing the maximum desired average LED current which is chosen as $I_{LED} = 1A$:

$$R5 = \frac{\left(I_{LED} + \frac{\Delta i_{L-PP}}{2}\right) \times R4}{1 \mu A} = \frac{\left(1.02A + \frac{444 \text{ mA}}{2}\right) \times 200 \text{ m}\Omega}{1 \mu A}$$

$$R5 = 248 \text{ k}\Omega$$

The next highest standard potentiometer of 250k Ω is used. A 0.1 μF capacitor (C6) is added from the IADJ pin to GND in order to eliminate unwanted high frequency noise coupling on the IADJ pin.

The chosen components from step 9 are:

$$R5 = 250 \text{ k}\Omega$$


$$C6 = 0.1 \mu F$$

The *Typical Waveforms* section shows a typical LED current waveform when analog dimming using the potentiometer. See the *Alternate Designs* section for two designs that are optimized to improve analog dimming range by reducing the switching frequency, increasing the inductance, and adding output capacitance.

10. PWM DIMMING / SHUTDOWN METHOD

The LM3409 demonstration board allows for PWM dimming and low power shutdown to be evaluated. The desired method is chosen as follows:

- 1: No PWM, EN = V_{IN}
- 2: Shutdown, EN = GND
- 3: Internal PWM, using EN



30093602

Method #1: If no PWM dimming is desired, a jumper is placed in position 1 (shorts pins 1 and 2) on header J1. This shorts V_{IN} and EN which ensures the controller is always enabled if an input voltage greater than 1.74V is applied.

Method #2: Low power shutdown (typically 110μA) can be evaluated by placing the jumper in position 2 (shorts pins 2 and 3) on header J1. This shorts EN and GND which ensures the controller is shutdown.

Method #3: Internal PWM dimming using the EN pin can be evaluated by removing the jumper from header J1. An external PWM signal can then be applied to the EN terminal to provide PWM dimming. The R5 potentiometer should be rotated fully clockwise to use PWM dimming across the entire LED current range of the demonstration board. The *Typical Waveforms* section shows a typical LED current waveform during PWM dimming.

11. BYPASS CAPACITOR


The internal regulator requires at least 1μF of ceramic capacitance with a voltage rating of 16V.

The chosen component from step 11 is:

C4 = 1.0 μF


Typical Waveforms

T_A = +25°C, V_{IN} = 24V and V_O = 15V.




20kHz 50% EN pin PWM dimming

30093643




20kHz 50% EN pin PWM dimming (rising edge)

30093644



Analog dimming minimum (R5 fully counterclockwise)

30093645



Analog dimming with maximum (R5 fully clockwise)

30093646

Alternate Designs

Alternate designs with the LM3409 demonstration board are possible with very few changes to the existing hardware. The evaluation board FETs and diodes are already rated higher than necessary for design flexibility. The input UVLO can remain the same and the input capacitance is sufficient for most designs, though the input voltage ripple will change. Other designs can be evaluated by changing R1, R4, L1, and C5.

The table below gives the main specifications for four different designs and the corresponding values for R1, R4, L1, and C5. The RMS current rating of L1 should be at least 50% higher than the specified I_{LED} . Designs 2 and 4 are optimized for best analog dimming range, while designs 1 and 3 are optimized for best PWM dimming range. These are just examples, however any combination of specifications can be achieved by following the *Design Procedure* in the LM3409/09HV datasheet.

Specification / Component	Design 1	Design 2	Design 3	Design 4
Dimming Method	PWM	Analog	PWM	Analog
V_{IN}	24V	12V	36V	42V
V_O	14V	7V	24V	35V
f_{SW}	500 kHz	250 kHz	450 kHz	300 kHz
I_{LED}	1A	3A	700 mA	2A
Δi_{LED}	450 mA	70 mA	250 mA	60 mA
R1	15.4 k Ω	15.4 k Ω	25.5 k Ω	24.9 k Ω
R4	0.2 Ω	0.08 Ω	0.3 Ω	0.12 Ω
L1	22 μ H	33 μ H	68 μ H	68 μ H
C5	None	1 μ F	None	1 μ F

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/lido	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center
Email: support@nsc.com
Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center
Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center
Email: jpn.feedback@nsc.com