# Evaluation Kit for LP3907 — **Programmable Power** Management Unit with 12C **Compatible Interface**

# **Application Manual**

### **LP3907 OVERVIEW**

The LP3907 is a multi-function, programmable Power Management Unit, optimized for low power FPGAs, microprocessors and DSPs. This device integrates two highly efficient 1A/ 600mA step-down DC/DC converters with dynamic voltage management (DVM), two 300mA Linear Regulators and a 400kHz I2C compatible interface to allow a host controller access to the internal control registers of the LP3907. The LP3907 additionally features programmable power-on sequencing and a tiny 4 x 4 x 0.8mm LLP 24-pin package.

National Semiconductor Application Note 1619 Jonathan Guan September 2007



### **EVALUATION KIT OVERVIEW**

The LP3907 Evaluation Kit is based on a modular system, where the actual evaluation board is connected to the PC via a USB - I2C interface board.

The kit supports complete functional evaluation of the LP3907 circuit. The evaluation kit consists of:

- LP3907 evaluation board with USB interface
- USB Interface cable
- Evaluation software for PC
- LP3907 datasheet
- **Evaluation Manual (this document)**




FIGURE 1. LP3907 Evaluation Board with Intergrated USB Interface

# **Evaluation Kit Setup**

Please use ESD protection to prevent any unwanted damaging ESD events!

The LP3907 Evaluation Board should contain a USB interface to the left, as shown in Figure 2.

Connect this setup to the USB port of a PC using the included USB cable. When the USB board is plugged in for the first time, the operating system prompts for "New hardware found" and installs the USB driver. If this does not happen, try unplugging and plugging in the cable again.

LP3907 evaluation software can run directly from the delivered CD by double clicking its icon. However, we recommend that it be copied to the PC's hard disk and run from there.

The software runs on WinXP and Windows 2000. Please note: Win XP OS administrator rights may be required to run the software.

# **Cautionary Notes**

Always disconnect the USB cable from the board when changing the supply jumper setting (USBPower jumper described on page 9). Failure to do so may stop the USB board from responding.

If the USB interface is not responding or the software hangs up, press the reset button shown below, or disconnect the USB cable for 5 seconds. Details of the operation of the USB interface board can be found in the accompanying USB interface manual.

The evaluation software allows control of all registers necessary to control the device through sliders and buttons. Direct Register Programming (described on pg. 5) should only be used for debugging purposes.

The GUI can be used in conjunction with an external supply, as long as the USB cable is plugged into the board, and the USBPOWER jumper is removed.

If the user is using an external supply and the cable is NOT plugged into the board, be sure to remove the jumpers connecting the USB interface to the chip – USBPOWER, GND plane, SDA, SCL, and all of the ADC jumpers.




FIGURE 2. USB Interface Settings

# **Getting Started**

Because of internal pullups, the LP3907 should become active as soon as the USB cable is plugged in. To avoid damaging any parts, be sure to read the section describing how to power the board on page 9.

For a quick start, make sure to short (connect) all jumpers except for JP8 & JP7 on the LP3907 Evaluation board. Those jumpers short circuit the LDO output to GND for internal test

purposes. Also please disregard the 4 pin USB programming interface.

For a quick verification of a clean power up, start up the GUI, and the interface control at the bottom should read "OK". For more information on powering up the LP3907 through a charger adapter please refer to the "Powering the LP3907 Board" section in this manual or the LP3907 datasheet provided in the LP3907 Evaluation Kit CD.




FIGURE 3. Starting Jumper Settings




FIGURE 4. LP3907 Evaluation Software User Interface

# **Using the Evaluation Software**

# REGISTER INTERFACE (DIRECT WRITE AND READ)


A register control established through an I<sup>2</sup>C compatible serial interface allows the user to directly program the registers by writing to and reading from the memory map registers. This provides the user with added flexibility in controlling the different functions of the LP3907. However, we caution the user to use this function only for debugging purposes, because sending wrong values could damage the part. Sliders and buttons provided below will accomplish the same commands in a more interactive way, and is also less prone to mistakes.

### **USING THE REGISTER CONTROLS**

Direct Register Access (left section of Fig. 5) is divided into two parts: Direct Register Write on the left and Direct Register Read on the right. To write to a specific register, simply type the register address in hexadecimal into the box, set the value through the specific bit buttons, and click "Write". To read a value in binary, type in the register address in hexadecimal into the box on the right and click "Read".

For example, to turn off all regulators except the LDO1 regulator, this could be done by typing in the number 10 into the "Addr (HEX):" box, clicking binary placeholder number 4, and then clicking store. The register should reflect the stored value assigned (00010000) when the user clicks the button "Read." Please note that the same function could be more easily implemented through the graphical interfaces, and is in the users' best interest use Direct Register Access only when necessary.

The register profile interface allows the user to save all his/ her settings for use at a later time. The GUI is programmed to accommodate saving two sets of profiles.



30017722

FIGURE 5. Register Interface

### **CHIP CONTROL INTERFACE**

If the IC changes state and/or if the user assigns a new value to a register, the GUI may not reflect those changes if the "Auto Poll" button is not enabled. By hitting the "Read All" button, the user will manually renew the GUI so that it reflects the most current state of the IC.

The "Auto Poll" check box refreshes the GUI every second to ensure that it mirrors the current state of the chip. The check-box is on by default so that the user can constantly monitor the status of the IC. Similarly, the "Auto Write" check box will

enable the signals generated from using the sliders or buttons to be sent to the chip. The check box is on by default, and should be unchecked if the user wishes not to change the settings on the chip.

The "Defaults" button will set all registers on the chip to the default settings when clicked. The "Measure" button will update the values measured on the chip by ADCs on the USB interface.

The Quit button allows the user to exit the program.



30017706

FIGURE 6. Chip Control Interface

### **REGULATOR OUTPUT VOLTAGE SELECTION**

The output voltages of all the LDO and buck converters can be programmed through I<sup>2</sup>C control registers by simply moving the slider. The buck regulators have 2 sliders and a Hold/Ramp button to control its output voltage. This prevents the user from scaling the bucks to the second voltage if the Hold/Ramp button is not depressed. The output of the buck regulator will reflect the setting of the slider that has its radio button clicked (V1 or V2).

The buck regulators also have a Hold/Ramp slider that determines how fast the regulators scale to the 2nd programmed voltage. The ramp time is measured from the time the chip receives the I<sup>2</sup>C signals from clicking the opposing radio button.

All of the regulators can also be hardware enabled or disabled via different configuration settings on the 20 pin header (described in the Hardware section of this report). The buck regulators also have additional enable test points on the board.

The user can also force the bucks into PWM mode. Clicking the Force PWM check box on the GUI forces the respective regulator to stay in PWM mode even in the case of a light load (PFM mode). Forced PWM will be disabled by clicking the "Force PWM" check-box again.

The buck converters have a slider interface to provide an adjustable output voltage. By sliding the bar to the bottom of the slider, the user can use an external resistor divider network for setting the Bucks output voltage.

Force PWM mode is not recommended when a battery is powering the system.

The USB interface also contains ADCs to measure the output voltage of the regulators. To do so, simply connect the USB interface ADC jumpers shown in Figure 8. To measure the external voltages again, simply click the "Measure" button on the GUI.




FIGURE 7. Regulator Output Voltage Selection Interface




FIGURE 8. USB Interface ADC Jumpers

# **BUCK AND EN\_T CONTROL**

The Control / Status Bits Control menu controls the following aspects of the chip:

- Temp Reflects the status of the regulators. If a buck or LDO regulator falls out of regulation because of the temperature, it will be shown in that panel.
- System Delay Sequence Allows for the user to program a preset delay sequence for the startup of the chip.
- 3. **Enable ext clock for bucks** If checked, the user must input a 13MHz clock to the SYNC pin of the IC. If

- unchecked, the bucks will run internally with a 2MHz clock.
- Spread Spectrum, SS modulation May help to reduce noise from the buck switchers. Described in detail in the "Spread Spectrum" section off the LP3907 datasheet.
- Bypass UVLO This option disables the Under-Voltage Lock Out feature, which automatically disables the regulators when the supply is less than 2.8V.
- POR Delay

   — This option sets the delay time of the
   Power-On Reset function. More details can be found in
   the "Flexible Power-On Reset" section of the datasheet.




FIGURE 9. Interrupt Control Interface

# **Using the Evaluation Hardware**

### **POWERING THE LP3907 BOARD**

We recommend that the user power the LP3907 through an external power supply if any loads are attached to the regulators. In case no external power supply is available (as for showroom purposes), the USB interface can be used to power the chip.

### **External supply**

The LP3907 Evaluation board can be powered using a battery or wall adapter as described in previous sections. Simply apply the voltage to the VDD\_M pin referenced to GND\_M.

Before applying power to VDD\_M, be sure to disconnect the USBPOWER jumper. Failure to do so may damage the USB chip and/or the IC. Full functionality of the GUI will still be available if powered by an external power supply.

Also note that if the supply to VDD\_M is close to 2.8V with a heavy load current on the regulators, the chip is in danger of

powering down due to UVLO. To disable UVLO, check the "Bypass UVLO" feature.

# **USB Interface Supply**

In case the external supply or battery is not available, the USB board can be used to power the LP3907 chip. Simply connect the USBPOWER jumper to the 5V pin on the LP3907 evaluation board

NOTE: External power supplies should be DISCONNECT-ED from the VDD\_M pin if powering from the USB.

The USB interface card can provide the following voltages:

- 5V from USB interface (default setting) -- USBPOWER needs to be set to 5V
- 3.3V -- USBPOWER needs to be set to 3.3V. Useful if the user wants to provide a lower voltage to the IC.




FIGURE 10. USB Interface Settings


# ENABLE CONFIGURATIONS THROUGH THE 20 PIN HEADER

The following diagram shows how to enable or disable different regulators by jumpering pins in the 20 pin header.

One practical use of grounding the enable pins of the regulators is to signal a System Delay Sequence (EN\_T). One

practical use of grounding the enable pins of the regulators is to signal a System Delay Sequence (EN\_T). Powering the chip through EN\_T assertion is described in more detail in the "Power On" section of the datasheet.


# **Top View of Header Connection**



**Top View** 

30017723

# Jumper Settings to Disable All Regulators and EN\_T



30017724

### LP3907 HARDWARE BLOCK DESCRIPTION

The evaluation board is fully populated with the LP3907.

The LP3907 Evaluation board is designed to allow the user to test each function independently as well as in the system. Jumpers 1-6 as described in the Jumper table allow the VDD and GND path of each of the blocks to be separated from the rest of the blocks. To look at each of the blocks, follow the instructions below:

- Start with all the jumpers connected. (Without USBPOWER, JP7 and JP8)
- 2. Use the provided GUI to disable the desired block.
- Remove the connecting jumpers (JP1, JP2, JP4, or JP6) based on the jumper table to isolate the power and ground planes of the block under test.
- Connect a power supply (V<sub>OUT</sub>+ 0.3V) to the input of the desired block referenced to its corresponding ground.
- 5. Enable the block and proceed with normal testing.

The output voltage of the Low dropout regulators can be accessed at the 'Turrets' (LDO1 and LDO2) referenced to GND\_M. These are marked on the silk screen of the evaluation board.

The output voltage of the two Buck Regulators can be accessed at the 'Turrets' VBUCK1, VBUCK2 referenced to GND\_SW1, and GND\_SW2.

External power supplies can be attached to VDD\_M referenced to GND\_M. The voltage supplied to the system must be between the range of 2.7V (with UVLO bypassed) to 5.5V.

### **SMB Connectors**

The SMB connectors above VBUCK1 and VBUCK2 are connected to the SW pin of Buck1 and Buck2, respectively. This will allow the user to monitor the switching of the regulators.

## **Resistive Pull-ups**

The two I<sup>2</sup>C compatible signals SDA and SCL can be accessed externally via turrets I<sup>2</sup>C SCL, and I<sup>2</sup>C SDA. Both lines are pulled up via 22K resistors R1, R2.


### **External Control Resistor Divider**

Each of the Buck Switch Regulators has the option to be externally compensated through the external resistive feedback network shown in the figure below.

If the user wishes to have the chip internally compensated with factory programmed settings, then a 0 ohm resistor should be placed across R14 for Buck1 and R11 for Buck2.



**Buck 2 External Control Network** 



**USBPower Jumper** 

30017713

FIGURE 11. Buck Regulator Feedback Network

# Table 2. Jumper Settings

JUMPER	PURPOSE	NOTE	
JP 1-6	These jumpers connect different Vins to the system VDD (VDD_M):  JP1 connects VIN1 to VDD_M  JP2 connects VIN2 to VDD_M  JP3 connects the Buck core VDD to VDD_M  JP4 connects VINLDO1 to VDD_M  JP5 connects VINLDO12 to VDD_M  JP6 connects VINLDO2 to VDD_M	JP1 and JP2 allow the bucks to be powered from the system power. JP4 and JP6 allow the LDOs to be powered from the system power. JP3 and JP5 powers the internal bias and error amplifiers from the system power. The voltage applied to AVDD and VINLDO12 should be in the range of 2.7 – 5.5V.	
JP 7-8	These jumpers connect the output of LDO1 and LDO2 to GND: JP7 connects LDO2 to GND JP8 connects LDO1 to GND	These jumpers are used to connect the output of the respective LDOs to GND for short circuit testing purposes.	
JP 9–12	These jumpers tie the enables of each regulator to VDD: JP9 — LDO1 JP10 — LDO2 JP11 — Buck1 JP12 — Buck2	When connected, these jumpers ehable the regulators. If disconnected, the regulator will power off.	
JP50	This jumper connects the GND of the USB interface with GND_M.	This jumper must be connected for USB interface functionality. This jumper must be removed if powering from an external power supply.	
USBPOWER	This jumper allows the USB to power the board.	This jumper should be disconnected if powering from an external power supply.  It should be set to 5.0V if powering from the USB.	
SDA, SCL	These jumpers allow the GUI to interface with the chip.	Connect these jumpers for the GUI to work.	
*ADC	These jumpers connect outputs of various regulators to the ADCs of the USB.	Needs to be jumpered to measure the voltages of different regulators from the GUI.	





FIGURE 12. LP3907 Evaluation Board Schematic

# **Gerber Files**

The LP3907 is a four layer board. Below are the Gerber files for the board. The accompanying CD has the Gerber files in Cadence allegro format.



# **PCB Layout Considerations**

The evaluation board layers from top to bottom are:

- Top, component side
- 2. Ground plane
- Mid signal section
- 4. Bottom, solder side

For good performance of the circuit, it is essential to place the input and output capacitors very close to the circuit and use wide routing for the traces allowing high currents.

Sensitive components should be placed far from those components with high pulsating current.

Decoupling capacitors should be close to circuit's VIN pins. Digital and analog ground should be routed separately and connected together in a star connection.

It's good practice to minimize high current and switching current paths.

### **LOW DROP OUT REGULATORS**

Place the filter capacitors very close to the input and output pins. Use large trace width for high current carrying traces and the returns to ground.

### **BUCK REGULATORS**

Place the supply bypass, filter capacitor, and inductor close together and keep the traces short. The traces between these components carry relatively high switching current and act as antennas. Following these rules reduces radiated noise.

Arrange the components so that the switching current loops curl in the same direction.

Connect the buck ground and the ground of the capacitors together using generous component-side copper fill as a pseudo-ground plane. Then connect this back to the general board system ground plane at a single point. Place the pseudo-ground plane below these components and then have it tied to system ground of the output capacitor outside of the current loops. This prevents the switched current from injecting noise into the system ground. These components along with the inductor and output should be placed on the same side of the circuit board, and their connections should be made on the same layer.

Route noise sensitive traces such as the voltage feedback path away from the inductor. This is done by routing it on the bottom layer or by adding a grounded copper area between switching node and feedback path. To reduce noisy traces between the power components, keep any digital lines away from this section. Keep the Feedback node as small as possible so that the ground pin and ground traces will shield it from the SW or buck output.

Use wide traces between the power components and for power connections to the DC-DC converter circuit to reduce voltage errors caused by resistive losses.

For the sense lines, make sure to use a Kelvin contact connection.

# List of Main Components for LP3907 Evaluation Board (not including USB interface)

Reference Designator	Value, Size, Tolerance	Description	Vendor
C6,C7,C10	1uF, 16V, X7R, 08051	C2012X7R1C105K	TDK
C1-C5	10uF, 16V, X7R 01206	C3216X7R1C106M	TDK
C8,C9	0.47uF, 25V, X7R 0805	C2012X7R1E474K	TDK
R1,R2	22K OHM 1/10W 1% 0603 SMD	MCR03EZPFX2202	Rohm
R11, R13	0 OHM 0603 SMD	MCR03EZPJ000	Rohm
S1,S2		SMB Connector 131-1701-206	Emerson
L2,L3	2.2 uH @ I sat 2A	Buck boost inductor NP04SZB 2R2N	Taiyo Yuden
LLP package	4x4mm LLP-24 package	Power management IC	National Semiconductor LP3907

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

# LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Faxi: 449 (0) 180-530-85-86 Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560