Si5320-EVB

## Evaluation Board for Si5320 SONET/SDH Precision Clock Multiplier IC

## Description

The Si5320-EVB is the customer evaluation board for the Si5320 SONET/SDH Precision Port Card Clock IC. This board is supplied to customers for evaluation of the Si5320 device. The board provides access to signals associated with normal operation of the device and signals that are reserved for factory testing purposes.

## Features

- Single supply at either 3.3 or 2.5 V (jumper configurable)
- Differential I/Os ac coupled on board
- Differential inputs terminated on board
- Control input signals are switch configurable
- Status outputs brought out to headers for easy access.


## Function Block Diagram



## Functional Overview

The Si5320-EVB is the customer evaluation board for the Si5320 SONET/SDH Precision Port Card Clock IC. It is supplied to customers for evaluation of the Si5320 device. The board provides access to signals associated with normal operation of the device and signals that are reserved for factory testing purposes.

## Power Supply Selection and Connections

The Si5320-EVB board is switch selectable for operation using either a single 3.3 V or a single 2.5 V supply.
For operation using a 3.3 V supply, configure the board as follows:

1. Remove power supply connections from the VDD and GND terminals of the board's power connector, J3.
2. Remove the connection between VDD33 and VDD25 by removing the jumper on header JPI.
3. Set VSEL33 high by sliding the switch on the VSEL33 (JP6) to the side marked "1".
4. Connect the power supply ground lead and 3.3 V supply lead to the GND and VDD terminals of the board's power connector, J3
For operation using a 2.5 V supply, configure the board as follows:
5. Remove power supply connections from the VDD and GND terminals of the board's power connector, J3.
6. Set VSEL33 low by sliding the switch on the VSEL33 (JP6) to the side marked "0".
7. Connect VDD33 and VDD25 by installing a jumper between one of the 3.3 V pins and one of the 2.5 V pins on header JPI.
8. Connect the power supply ground lead and 2.5 V supply lead to the GND and VDD terminals of the board's power connector, J3.

## Power Consumption

Typical supply current draw for the $\mathrm{Si} 5320-\mathrm{EVB}$ is 110 mA .

## Si5320 Control Inputs

The control inputs to the Si5320 are each routed from the center pin of a SPDT switch, JP5, to the Si5320 device. Additionally, the switches at JP5 are connected to GND on one side of the switch and to VDD33 on the other side. This arrangement allows easy configuration of each input to either a high or low state. To further reduce the coupling of noise into the device through these control inputs, the signals are routed on internal layers between ground planes.

## RSTN/CAL Settings for Normal Operation and Self-Calibration

The RSTN/CAL signal is an LVTTL input to the Si5320 and has an on-chip pulldown mechanism. This pin must be set high for normal operation of the S 5320 device.
Setting RSTN/CAL low forces the Si5320 into the reset state. A low-to-high transition of RSTN/CAL enables the part and initiates a self-calibration sequence.
The Si5320 device initiates self-calibration at powerup if the RSTN/CAL signal is held high. A self-calibration of the device also can be manually initiated by momentarily pushing the RSTN/CAL switch, SWI and then releasing.
Manually initiate self-calibration after changing the state of either the BWSEL[1:0] control inputs or the FEC[1:0] inputs.
Whether manually initiated or automatically initiated at powerup, the self-calibration process requires a valid input clock. If the self-calibration is initiated without a valid clock present, the device waits for a valid clock before completing the self-calibration. The Si5320 clock output is set to the lower end of the operating frequency range while the device waits for a valid clock. After the clock input is validated, the calibration process runs to completion, the device locks to the clock input, and the clock output shifts to its target frequency. Subsequent losses of the input clock signal do not require recalibration. If the clock input is lost after self-calibration, the device enters Digital Hold mode. When the input clock returns, the device re-locks to the input clock without performing a self-calibration.

## Status Signals

The status outputs from the Si5320 device are each routed to one pin of a two-row header. The signals are arranged so that each signal has a ground pin adjacent to the signal pin for reference. The row of signal pins is marked with an " S ", and the row of ground pins is marked with a "G".
Visible indicators are added to the LOS and CAL_ACTV signals. The LEDs glow when the signal is active and the LED enable switch is set to ON. The LOS LED is illuminated when the device does not recognize a valid clock input. The CAL_ACTV LED is illuminated when the device is calibrating to an input clock.

## Differential Clock Input Signals

The differential Clock inputs to the Si5320-EVB board are ac coupled and terminated on the board at a location near the SMA input connectors. The termination components are located on the top side of the board. The termination circuit consists of two $50 \Omega$
and a $0.1 \mu \mathrm{~F}$ capacitor, such that the positive and negative inputs of the differential pair each see a $50 \Omega$ termination to "ac ground," and the line-to-line termination impedance is $100 \Omega$.
For single-ended operation, supply a signal to one of the differential inputs (usually the positive input). The other input should be shorted to ground using an SMA shorting plug. The on-board termination circuit provides a $50 \Omega$ termination to ac-ground for each leg of the differential pair.

## Differential Clock Output Signals

The differential clock outputs from the Si5320 device are routed to the perimeter of the circuit board using $50 \Omega$ transmission line structures. The capacitors that provide ac-coupling are located near the clock output SMA connectors.

## Internal Regulator Compensation

The Si5320-EVB contains pad locations for a resistor and a capacitor between the VDD25 node and ground. The resistor pads are populated with a $0 \Omega$ resistor. The capacitor pads are populated with a low ESR $33 \mu \mathrm{~F}$ tantalum capacitor. This is the suggested compensation circuit for Si5320 devices.

There are two considerations for selecting this combination of compensation resistor and capacitor. First, is the stability of the regulator. The second is noise filtering.
The acceptable range for the time constant at this node is $15 \mu \mathrm{~s}$ to $50 \mu \mathrm{~s}$. The capacitor used on the board is a $33 \mu \mathrm{~F}$ capacitor with an ESR of $.8 \Omega$. This yields a time constant of $26.4 \mu \mathrm{~s}$. The designer could decide to use a $330 \mu \mathrm{~F}$ capacitor with an ESR of $.15 \Omega$. This yields a time constant of $49.5 \mu \mathrm{~s}$. Each of these cases provide a compensation circuit that makes the output of the regulator stable.
The second issue is noise filtering. For this, more capacitance is usually better. For the two cases described above, the $330 \mu \mathrm{~F}$ case provides greater noise filtering. However, the large case size of the $330 \mu \mathrm{~F}$ capacitor might make it impractical for many applications. The Si5320 device is specified with the $33 \mu \mathrm{~F}$ cap.

## Default Jumper Settings

The default jumper settings for the Si5320-EVB board are given in Table 1. These settings configure the board for operation from a 3.3 V supply.

Table 1. Si5320-EVB Assembly Rev B-01 Default Jumper/Switch Settings

| Location | Signal | State | Notes |
| :---: | :---: | :---: | :---: |
| JP6 | VSEL33 | 1 | Internal Regulator enabled |
| JP1 | VDD33 | Open | 3.3 V plane not connected to 2.5 V plane |
| JP5 | VALTIME | 0 | 100 ms Validation Time |
|  | FEC[0] | 0 | No FEC scaling |
|  | FEC[1] | 0 | No FEC scaling |
|  | BWSEL[0] | 0 | Loop Filter Bandwidth $=800 \mathrm{~Hz}$ |
|  | BWSEL[1] | 1 | Loop Filter Bandwidth $=800 \mathrm{~Hz}$ |
|  | INFRQSEL[0] | 1 | Clock IN $=19.44 \mathrm{MHz}$ |
|  | INFRQSEL[1] | 0 | Clock IN = 19.44 MHz |
|  | INFRQSEL[2] | 0 | Clock IN $=19.44 \mathrm{MHz}$ |
|  | FRQSEL[0] | 1 | Clock Out $=622.08 \mathrm{MHz}$ |
|  | FRQSEL[1] | 1 | Clock Out $=622.08 \mathrm{MHz}$ |
|  | DBLBW | 1 | Selected bandwidth not doubled |
|  | FXDDELAY | 0 | Fixed Delay disabled |
| JP7 | LED ENABLE | On | LED Indicators enabled |

## Si5320-EVB


silican laboratories

## Bill of Materials

| Reference | Description | Manufacturer | Part Number |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| C1,C2,C3,C6,C7,C9 | 0.1uf, 0603 | Venkel | C0603X7R160-104KNE |
| C4, C5 | Spare, 0402 |  |  |
| C15,C8 | 33uf, 3528 | Venkel | TA6R3TCR336KBR |
| C10 | 2200pf, 0603 | Venkel | C0603X7R160-222KNE |
| C11 | 22pf, 0603 | Venkel | C0603C0G500-220KNE |
| C12,C13,C14 | 330uf, 7343 | Venkel | TA6R3TCR337KER |
| D2 | LED, SM, red | Panasonic | LN1274R |
| D3 | LED, SM, green | Panasonic | LN1371G |
| JP2,JP5,JP7 | $1 \times 3$ HEADER |  |  |
| JP3 | HEADER 2X1 |  |  |
| JP4 | HEADER 3x2 |  |  |
| JP6 | 12x3 HEADER |  |  |
| JP9 | $5 \times 3$ |  |  |
| JP10 | 7x2 Header |  |  |
| J1, $\mathrm{J} 2, \mathrm{~J} 4, \mathrm{~J} 5$ | SMA, thruhole RA | Johnson Components | 142-0701-301 |
| J3 | power connector, 2 pin | Phoenix Contact | 140-A-111-02 1729018 |
| L1 | 600 ohm, 1206 | MURATA | BLM31A601S |
| Q1,Q2 | MOS, SM, FDN337N | Fairchild | FDN337N |
| R1 | 4.99k, 0603 | Venkel | CR0603-16W-4991FT |
| R2,R3 | 49.9, 0603 | Venkel | CR0603-16W-49R9FT |
| R4,R7,R8,R9 | 0, 0402 | Venkel | CR0402-16W-000T |
| R5 | 10k, 0402 | Venkel | CR0402-16W-1002FT |
| R6,R10 | 60.4, 0402 | Venkel | CR0402-16W-60R4FT |
| SW1 | 101-0161 | Mouser | 101-0161 |
| U4 | Si5320_revC |  |  |



Figure 2. Si5320-EVB Top Silkscreen


Figure 3. Si5320-EVB—Layer 1, Component Side

## Si5320-EVB



Figure 4. Si5320-EVB—Layer 2, High Speed Signals


Figure 5. Si5320-EVB—Layer 3, GND

## Si5320-EVB



Figure 6. Si5320-EVB—Layer 4, VDD 2.5


Figure 7. Si5320-EVB—Layer 5, GND

## Si5320-EVB



Figure 8. Si5320-EVB—Layer 6, VDD 3.3


Figure 9. Si5320-EVB—Layer 7, GND

## Si5320-EVB



Figure 10. Si5320-EVB—Layer 8, Bottom


Figure 11. Si5320-EVB Bottom Silkscreen

## Si5320-EVB

## Document Revision Change List

## Revision 0.33 to Revision 0.4

Default jumper settings added.

## Evaluation Board Assembly Revision History

| Assembly Level | PCB Rev. | Si5320 Rev. | Assembly Notes |
| :---: | :---: | :---: | :--- |
| C-01 | Rev. D | Rev. C | Assemble per BOM rev C-01 |

Notes:

## Contact Information

Silicon Laboratories Inc.<br>4635 Boston Lane<br>Austin, TX 78735<br>Tel: 1+(512) 416-8500<br>Fax: 1+(512) 416-9669<br>Toll Free: 1+(877) 444-3032

Email: productinfo@silabs.com
Internet: www.silabs.com

> The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Addditionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.
silicon laboratories

