LM5069 Evaluation Board

National Semiconductor Application Note 1522 Dennis Morgan March 7, 2008




Introduction

The LM5069EVAL evaluation board provides the design engineer with a fully functional hot swap controller board designed for positive voltage systems. This board contains an LM5069-2, the auto restart version of this IC. This application note describes the various functions of the board, how to test & evaluate it, and how to change the components for a specific application. The LM5069 data sheet is available from www.national.com.

The board's specifications are:

- Input voltage range: +78V maximum, limited by the transient suppressor (Z1)
- Current limit: 5.5 Amps. ±11.8%
- Q1 Power limit: 45W
- UVLO Thresholds: 34.4V, ±4.4% and 32.4V, ±2%
- OVLO Thresholds: 77.7V, ±2% and 75.7V, ±3.6%
- Insertion delay: 600 ms
- Fault timeout period: 38 ms Restart time: 7.7 seconds
- Size: 4.0" x 1.4"

Board Configuration



20205301

FIGURE 1. Evaluation Board - Top Side

A pictorial of the LM5069 evaluation board is shown in Figure 1, and the schematic is shown in Figure 2. The "BACKPLANE" section, at the left end of the board, represents the backplane voltage source. The vertical dashed line is the boundary between the backplane voltage source and the hot swap circuit input. In other words, it represents the edge connector in a card cage system. The toggle switch (SW1) provides a means to "connect" and "disconnect" the hot swap circuit from the backplane voltage source. The circuitry to the right of the vertical dashed line is the hot swap circuit. The system voltage is to be connected to the input terminal block (J1). The external load is to be connected to the output terminal block (J2). Capacitors C3 and C4 represent capacitance which is typically present on the input of the load circuit, and are present on this evaluation board so the turn-on characteristics of the LM5069 may be tested without having to connect a load.

For a hot swap circuit to function reliably, capacitance is needed on the supply side of the system connector (C7). Its purpose is to minimize voltage transients which occur whenever the load current changes or is shut off. If the capacitance is not present, wiring inductance in the supply lines generate a voltage transient at shutoff which can exceed the absolute maximum rating of the LM5069, resulting in its destruction.

The LM5069EVB is supplied with pins 2-3 jumpered on JMP1, and pins 1-2 jumpered on JMP2.




FIGURE 2. Evaluation Board Schematic

Theory of Operation

connections of a load which is to be connected to a live power source. The two primary functions of a hot swap circuit are inrush current limiting during turn-on, and monitoring of the load current for faults during normal operation. Additional functions include Under-Voltage Lock-Out (UVLO) and Over-Voltage Lock-Out (OVLO) to ensure voltage is supplied to the load only when the system input voltage is within a defined range, power limiting in the series pass FET (Q1) during turn-on, and a Power Good logic output (PGD) to indicate the circuit status. Upon applying the input voltage to the LM5069 (e.g., SW1 is switched on), Q1 is initially held off for the insertion delay (≊600 ms) to allow ringing and transients at the input to subside. At the end of the insertion delay, if the input voltage at VIN is between the UVLO and OVLO thresholds, Q1 is turned on in a controlled manner to limit the in-rush current. If the inrush current were not limited during turn-on, the current would be high (very high!) as the load capacitors (C3, C4) charge up, limited only by the surge current capability of the voltage source, C7's characteristics, and the wiring resistance (a few milliohms). That very high current could damage the edge connector, PC board traces, and possibly the load capacitors receiving the high current. Additionally, the dV/dt at the load's input is controlled to reduce possible EMI problems.

The LM5069 provides intelligent control of the power supply

The LM5069 limits in-rush current to a safe level using a two step process. In the first portion of the turn-on cycle, when the voltage differential across Q1 is highest, Q1's power dissipation is limited to a peak of 45W by monitoring its drain current (the voltage across R10) and its drain-to-source voltage.

Their product is maintained constant by controlling the drain current as the drain-to-source voltage decreases (as the output voltage increases). This is shown in the constant power portion of Figure 3 where the drain current is increasing to I_{LIM}. When the drain currrent reaches the current limit threshold (5.5 Amps), it is then maintained constant as the output voltage continues to increase. When the output voltage reaches the input voltage (V_{DS} decreases to near zero), the drain current then reduces to a value determined by the load. Q1's gate-to-source voltage then increases to ≊12V above the OUT voltage. The circuit is now in normal operation mode. Monitoring of the load current for faults during normal operation is accomplished using the current limit circuit described above. If the load current increases to 5.5 Amps (55 mV across R10), Q1's gate is controlled to prevent the current from increasing further. When current limiting takes effect, the fault timer limits the duration of the fault. At the end of the fault timeout period (≊38 ms) Q1 is shut off, denying current to the load. The LM5069-2 then initiates a restart every 7.7 seconds. The restart consists of turning on Q1 and monitoring the load current to determine if the fault is still present. After the fault is removed, the circuit powers up to normal operation at the next restart.

In a sudden overload condition (e.g., the output is shorted to ground), it is possible the current could increase faster than the response time of the current limit circuit. In this case, the circuit breaker sensor shuts off Q1's gate rapidly when the voltage across R10 reaches ≊105 mV. When the current reduces to the current limit threshold, the current limit circuitry then takes over.

The PGD logic level output is low during turn-on, and switches high when the output voltage at OUT has increased to within 1.25V of the input voltage, signifying the turn-on procedure is essentially complete. If the OUT voltage decreases more than 2.5V below VIN due to a fault, PGD switches low. The high level voltage at PGD can be any appropriate voltage up to +80V, and can be higher or lower than the voltages at VIN and OUT.

The UVLO and OVLO thresholds are set by resistors R1-R3. The UVLO and OVLO thresholds are reached when the voltage at the UVLO and OVLO pins each reach 2.5V, respectively. The internal 21 μ A current sources provide hysteresis for each of the thresholds.




FIGURE 3. Power Up Using Power Limit and Current Limit

Board Layout and Probing Cautions

The pictorial in *Figure 1* shows the placement of the circuit components. The following should be kept in mind when the board is powered:

- High voltage, equal to VIN, is present on C3, C4, C7, Q1, and various points within the circuit. Use CAUTION when probing the circuit to prevent injury, as well as possible damage to the circuit.
- 2. At maximum load current (5.5A), the wire size and length used to connect the power source and the load become important. The wires connecting this evaluation board to the power source SHOULD BE TWISTED TOGETHER to minimize inductance in those leads. The same applies for the wires connecting this board to the load. This recommendation is made in order to minimize high voltage transients from occuring when the load current is shut off.

Board Connections/Startup

The input voltage source is connected to the J1 connector, and the load is connected to the J2 connector at the OUT and GND terminals. USE TWISTED WIRES. A voltmeter should be connected to the input terminals, and one to the output terminals. The input current can be monitored with an ammeter or current probe. To monitor the status of the PGD output, connect a voltmeter from PGOOD to GND on the J2 terminal block. Put the toggle switch in the ON position.

Increase the input voltage gradually. The input current should remain less than 2 mA until the upper UVLO threshold is reached (≅34.4V). When the threshold is reached, Q1 is turned on as described in the Theory of Operation section. If viewed on an oscilloscope, the input current increases as shown in *Figure 3* before settling at the value defined by the load. The turn-on timing depends on the input voltage, power limit setting, current limit setting, and the final load current, and is between ≅3.0 ms with no load current, and ≊7.5 ms with a 4A load current, with VIN = 36V. See Figures 9 and 10.

Circuit Parameter Changes

Current Limit

The current limit threshold is set by R10 according to the following equation:

$$I_{LIM} = 55 \text{ mV/R}10$$

If the load current increases such that the voltage across R10 reaches 55 mV, the LM5069 then modulates Q1's gate to limit the current to that level. This evaluation board is supplied with a 10 mohm resistor for R10, resulting in a current limit of 5.5A. To change the current limit threshold replace R10 with a resistor of the required value and power capability.

Power I imit

The maximum power dissipated in Q1 during turn-on, or due to a fault, is limited by R9 and R10 according to the following equation:

$$P_{\text{FET(LIM)}} = \frac{R9}{1.25 \times 10^5 \times R10}$$

With the components supplied on the evaluation board, $P_{\rm FET}$ (LIM) = 45W. During turn-on, when the voltage across Q1 is high, its gate is modulated to limit its drain current so the power dissipated in Q1 does not exceed 45W. As the drain-to-source voltage decreases, the drain current increases, maintaining the power dissipation constant. When the drain current reaches the current limit threshold set by R10 (5.5A), the current is then maintained constant until the output voltage reaches its final value. The current then decreases to a value determined by the load. See Figures 3, 9, and 10.

Each time Q1 is subjected to the maximum power limit conditions it is internally stressed for a few milliseconds. For this reason, the power limit threshold must be set lower than the limit indicated by the FET's SOA chart. In this evaluation board, the power limit threshold is set at 45W, compared to ≊150W limit indicated in the Vishay SUM40N15-38 data sheet. The FET manufacturer should be contacted for more information on this subject.

Insertion Time

The insertion time starts when the input voltage at VIN reaches 7.6V, and its duration is equal to

$$t_{INSERTION} = C8 \times 7.24 \times 10^{5}$$

During the insertion time, Q1 is held off regardless of the voltage at VIN. This delay allows ringing and transients at VIN subside before the input voltage is applied to the load via Q1. The insertion time on this evaluation board is ≊600 ms. See *Figure 8*.

Fault Detection & Restart

If the load current increases to the fault level (the current limit threshold, 5.5A), an internal current source charges the timing capacitor at the TIMER pin. When the voltage at the TIMER pin reaches 4.0V, the fault timeout period is complete, and the LM5069 shuts off Q1. The restart sequence then begins, consisting of seven cycles at the TIMER pin between 4.0V and 1.25V, as shown in *Figure 4*. When the voltage at the TIMER pin reaches 0.3V during the eighth high-to-low ramp, Q1 is turned on. If the fault is still present, the fault timeout period and the restart sequence repeat.




FIGURE 4. Fault Timeout and Restart Sequence

The fault timeout period and the restart timing are determined by the TIMER capacitor according to the following equations:

$$t_{FAULT} = C8 \times 4.7 \times 10^4$$

 $t_{RESTART} = C8 \times 9.4 \times 10^6$

The waveform at the TIMER pin can be monitored at the test pad located between C8 and R9. In this evaluation board, the fault timeout period is ≊38 ms, and the restart time is ≊7.7 seconds. See Figures 11 and 12.

UVLO/OVLO Input Voltage Thresholds

As supplied, the input voltage UVLO thresholds on this evaluation board are approximately 34.4V increasing, and 32.4V decreasing. The OVLO thresholds are approximately 77.7V increasing, and 75.7V decreasing. The four thresholds are determined by resistors R1-R4. The threshold voltage at each pin is 2.50V, and internal 21µA current sources provide hysteresis for each threshold. See the data sheet for more details.

Option A: This evaluation board is supplied with the jumper at JMP1 on pins 2-3, resulting in the configuration shown in *Figure 5*.




FIGURE 5. UVLO, OVLO Inputs (Option A)

To change the thresholds in this configuration, resistors R1-R3 are calculated using the following procedure:

- Choose the upper UVLO threshold (V $_{\rm UVH}$), and the lower UVLO threshold (V $_{\rm UVL}$).
- Choose the upper OVLO threshold (V_{OVH})
- The lower OVLO threshold (V $_{\rm OVL}$) cannot be chosen in advance in this case, but is determined after the values for R1-R3 are determined. If V $_{\rm OVL}$ must be accurately defined in addition to the other three thresholds, see Option B below.

The resistors are calculated as follows:

$$R1 = \frac{V_{\text{UVH}} - V_{\text{UVL}}}{21 \,\mu\text{A}}$$

R3 =
$$\frac{2.5V \times R1 \times V_{UVL}}{V_{OVH} \times (V_{UVL} - 2.5V)}$$

$$R2 = \frac{2.5V \times R1}{(V_{UVL} - 2.5V)} - R3$$

The lower OVLO threshold is calculated from:

$$V_{OVL} = [(R1 + R2) \times ((2.5V) - 21 \mu A)] + 2.5V$$

Option B: If all four thresholds must be determined accurately, move the jumper at JMP1 to pins 1-2, and add R4, resulting in the configuration shown in *Figure 6*.




FIGURE 6. UVLO, OVLO Inputs (Option B)

The four resistor values are calculated as follows:

- Choose the upper and lower UVLO thresholds $(\mathbf{V}_{\text{UVH}})$ and $(\mathbf{V}_{\text{UVL}}).$

$$R1 = \frac{V_{UVH} - V_{UVL}}{21 \,\mu\text{A}}$$

$$R4 = \frac{2.5V \times R1}{(V_{UVL} - 2.5V)}$$

- Choose the upper and lower OVLO threshold (V $_{\text{OVH}}$) and (V $_{\text{OVI}}$).

$$R2 = \frac{V_{OVH} - V_{OVL}}{21 \mu A}$$

$$R3 = \frac{2.5V \times R2}{(V_{OVH} - 2.5V)}$$

CAUTION: The Absolute Maximum Rating for the OVLO pin is 7V. Do not let the voltage on OVLO exceed 7V when VIN is at its maximum value. The Absolute Maximum Rating for the UVLO pin is 100V.

Option C: The minimum UVLO level is obtained by positioning the jumper at JMP1 on pins 1-2, and leaving R4 open, resulting in the configuration shown in *Figure 7*. Q1 is switched on when the voltage at VIN reaches the POR_{EN} threshold (≊8.4V). The OVLO thresholds are set by R2 and R3, and their values are calculated using the procedure in Option B. The value for R1 is not critical, and can be as supplied. SEE THE CAUTION ABOVE.




FIGURE 7. Minimum UVLO Threshold, Adjustable OVLO

Option D: The OVLO function can be disabled by removing the jumper from JMP1. The UVLO thresholds are set by R1 and R4 using the procedure in option B or C above.

Shutdown

With the circuit in normal operation, the LM5069 can be shutdown by grounding the UVLO pin. Test point TP1, located next to JMP1, can be used for this purpose. See *Figure 13*.

Power Good Output

The PGOOD logic output provides an indication of the circuit's condition. This output is high when the circuit is in normal operation - the OUT voltage is within 1.25V of the input. PGOOD is low when the circuit is shutdown, either intentionally or due to a fault. PGOOD is also high when VIN is less than 5V.


This EVB is supplied with pins 1-2 jumpered on JMP2, powering the PGD pin from the output voltage through a 100 k Ω pull-up resistor. To change the high level PGOOD voltage, move the jumper on JMP2 to pins 2-3, and supply the appropriate pull-up voltage to terminal P1 (located next to JMP2). If the UVLO pin is taken low to disable the LM5069, PGOOD switches low within 10 μ s without waiting for the OUT voltage to fall. See *Figure 14*.

If a delay at the PGOOD output is desired, a resistor and capacitor can be added at positions R8 and C6.

LM5069-1 Latch Version


The LM5069-2 supplied on this evaluation board provides a restart attempt after a fault detection, as described above. The companion Hot-Swap IC, the LM5069-1, latches off after a fault detection, with external control required for restart. Restart is accomplished by momentarily taking the UVLO pin below 2.5V, or by removing and re-applying the input voltage at VIN. Contact the nearest National Semiconductor sales of fice to obtain samples of the LM5069-1.

Performance Characteristics




Horizontal Resolution: 100 ms/div Trace 1: TIMER Pin, 2V/div Trace 2: Vin, 50V/div Trace 3: Vout, 50V/div Ct = $0.82 \mu F$

FIGURE 8. Insertion Time Delay




Horizontal Resolution: 1 ms/div Trace 1: GATE Pin, 20V/div Trace 2: PGOOD Pin, 50V/div Trace 3: Vout, 20V/div Trace 4: Input Current, 2A/div $V_{\rm IN} = 36V$

FIGURE 9. Turn-On Sequence with Zero Load Current




Horizontal Resolution: 2 ms/div Trace 1: GATE Pin, 20V/div Trace 2: PGOOD Pin, 50V/div Trace 3: Vout, 20V/div Trace 4: Input Current, 2A/div $V_{\rm IN} = 36V$

FIGURE 10. Turn-On Sequence with 4A Load Current




Horizontal Resolution: 10 ms/div Trace 1: TIMER Pin, 2V/div Trace 2: GATE Pin, 50V/div Trace 3: Vout, 50V/div Trace 4: Input Current, 5A/div Ct = $0.82~\mu\text{F}$ V_{IN} = 48V

FIGURE 11. Fault Timeout




Horizontal Resolution: 1s/div Trace 2: TIMER Pin, 2V/div Trace 3: Vout, 5V/div Ct = $0.82~\mu F$

FIGURE 12. Restart Timing



Horizontal Resolution: 2 ms/div Trace 1: UVLO Pin, 2V/div Trace 2: GATE Pin, 50V/div Trace 3: Vout, 50V/div Trace 4: Input Current, 5A/div $V_{\rm IN} = 48{\rm V}$

FIGURE 13. Output Shutdown Using the UVLO Pin



Horizontal Resolution: 5 µs/div Trace 1: PGOOD Pin, 20V/div Trace 2: UVLO Pin, 2V/div Trace 3: Vout, 20V/div

FIGURE 14. Turn-Off Using the UVLO Pin

Bill of Materials


Hot Swap Circuit

| Item | Description | Mfg., Part No. | Package | Value |
|------|-------------------|--|---------|---------------|
| C1 | Ceramic Capacitor | TDK C3216X7R2A102M | 1206 | 1000 pF, 100V |
| C5 | Ceramic Capacitor | TDK C3216X7R2A104M 1206 | | 0.1 μF, 100V |
| C6 | Unpopulated | | | |
| C8 | Ceramic Capacitor | MuRata GRM21BR71C824KCO1L or Panasonic ECJ2YB1A824K | | |
| Q1 | N-Channel MOSFET | Vishay SUM40N15-38 | TO-263 | 150V, 40A |
| R1 | Resistor | Vishay CRCW12069532F | 1206 | 95.3k, ¼ W |
| R2 | Resistor | Vishay CRCW08054641F | 0805 | 4.64kΩ |
| R3 | Resistor | Vishay CRCW08053321F | 0805 | 3.32kΩ |
| R4 | Unpopulated | | | |
| R7 | Resistor | Vishay CRCW12061003F | 1206 | 100kΩ, ¼ W |
| R8 | Resistor | Vishay CRCW08050000Z | 0805 | Zero ohms |
| R9 | Resistor | Vishay CRCW08055602F | 0805 | 56kΩ |
| R10 | Resistor | Vishay WSL2010R0100F | 2010 | 10 mohm, ½ W |
| U1 | Hot Swap IC | Nat'l Semi LM5069MM-2 | MSOP-10 | |
| Z1 | Trans. Suppressor | Diodes Inc. SMBJ70A | SMB | 70V |

Backplane and Load Sections


| Item | Description | Mfg., Part No. | Package | Value |
|----------|------------------------------|------------------------|-------------|--------------|
| C3, 4, 7 | Alum. Electrolytic Capacitor | Panasonic EEV-EB2D101M | Surf. Mount | 100 μF, 200V |
| SW1 | Toggle switch | | | |

PC Board Layout




Board Silkscreen

20205324



Board Top Layer

20205325



Board Bottom Layer (viewed from top)

12

20205326

13 www.national.com

AN-1522

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

| Pr | oducts | Design Support | | |
|--------------------------------|------------------------------|-------------------------|--------------------------------|--|
| Amplifiers | www.national.com/amplifiers | WEBENCH | www.national.com/webench | |
| Audio | www.national.com/audio | Analog University | www.national.com/AU | |
| Clock Conditioners | www.national.com/timing | App Notes | www.national.com/appnotes | |
| Data Converters | www.national.com/adc | Distributors | www.national.com/contacts | |
| Displays | www.national.com/displays | Green Compliance | www.national.com/quality/green | |
| Ethernet | www.national.com/ethernet | Packaging | www.national.com/packaging | |
| Interface | www.national.com/interface | Quality and Reliability | www.national.com/quality | |
| LVDS | www.national.com/lvds | Reference Designs | www.national.com/refdesigns | |
| Power Management | www.national.com/power | Feedback | www.national.com/feedback | |
| Switching Regulators | www.national.com/switchers | | | |
| LDOs | www.national.com/ldo | | | |
| LED Lighting | www.national.com/led | | | |
| PowerWise | www.national.com/powerwise | | | |
| Serial Digital Interface (SDI) | www.national.com/sdi | | | |
| Temperature Sensors | www.national.com/tempsensors | | | |
| Wireless (PLL/VCO) | www.national.com/wireless | | | |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email:

new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com