# **Data Sheet**



# Description

The Avago Technologies ADNS-5030 is a low power, small form factor optical mouse sensor. It has a new low-power architecture and automatic power management modes, making it ideal for battery, power-sensitive applications – such as cordless input devices.

The ADNS-5030 is capable of high-speed motion detection – up to 14 ips and 2g. In addition, it has an on-chip oscillator and LED driver to minimize external components.

The ADNS-5030 along with the ADNS-5100/ADNS-5100-001 lens, ADNS-5200 clip, and HLMP-ED80 LED form a complete and compact mouse tracking system. There are no moving parts, which means high reliability and less maintenance for the end user. In addition, precision optical alignment is not required, facilitating high volume assembly.

The sensor is programmed via registers through a fourwire serial port. It is housed in an 8-pin staggered dual in-line package (DIP).

# **Theory of Operation**

The ADNS-5030 is based on Optical Navigation Technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.

The ADNS-5030 contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a four wire serial port.

The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the  $\Delta x$  and  $\Delta y$  relative displacement values.

An external microcontroller reads the  $\Delta x$  and  $\Delta y$  information from the sensor serial port. The microcontroller then translates the data into PS2, USB, or RF signals before sending them to the host PC.



# Features

- Low power architecture
- Small form factor
- Self-adjusting power-saving modes for prolonging battery life
- High speed motion detection up to 14 ips and 2 g
- Self-adjusting frame rate for optimum performance
- Internal oscillator no clock input needed
- Selectable 500 and 1000 cpi resolution
- Operating voltage: 3.3 V nominal
- Four wire serial port interface
- Minimal number of passive components

### Applications

- Optical mice and optical trackballs
- Integrated input devices
- Battery-powered input devices



#### **Pinout of ADNS-5030 Optical Mouse Sensor**

Pin	Name	Description
1	MISO	Serial Data Output
		(Master In/Slave Out)
2	XY_LED	LED Control
3	NRESET	Reset Pin (active low input)
4	NCS	Chip Select (active low input)
5	SCLK	Serial Clock Input
6	GND	Ground
7	VDD3	Supply Voltage
8	MOSI	Serial Data Input
		(Master Out/Slave In)







Figure 2. Package outline drawing.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

#### **Overview of Optical Mouse Sensor Assembly**

Avago Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment.

The ADNS-5030 sensor is designed for mounting on a through-hole PCB, looking down. There is an aperture stop and features on the package that align to the lens.

The ADNS-5100/5100-001 lens provides optics for the

imaging of the surface as well as illumination of the surface at the optimum angle. Features on the lens align it to the sensor, base plate, and clip with the LED.

The ADNS-5200 clip holds the LED in relation to the lens. The LED must be inserted into the clip and the LED's leads formed prior to loading on the PCB.

The HLMP-ED80 LED is recommended for illumination.



Figure 3. Recommended PCB mechanical cutouts and spacing.



DIMENSIONS IN mm (INCHES)

Figure 4. 2D Assembly drawing of ADNS-5030 (top and side view).



#### **PCB** Assembly Considerations

- 1. Insert the sensor and all other electrical components into PCB.
- 2. Insert the LED into the assembly clip and bend the leads 90 degrees.
- 3. Insert the LED clip assembly into PCB.
- 4. Wave solder the entire assembly in a no-wash solder process utilizing solder fixture. The solder fixture is needed to protect the sensor during the solder process. It also sets the correct sensor-to-PCB distance as the lead shoulders do not normally rest on the PCB surface. The fixture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact.
- 5. Place the lens onto the base plate.
- 6. Remove the protective kapton tape from optical aperture of the sensor. Care must be taken to keep contaminants from entering the aperture. Recommend not to place the PCB facing up during the entire mouse assembly process. Recommend to hold the PCB first vertically for the kapton removal process.
- 7. Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The sensor aperture ring should self-align to the lens.

- 8. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 9. Install mouse top case. There MUST be a feature in the top case to press down onto the PCB assembly to ensure all components are interlocked to the correct vertical height.



Figure 6. Block diagram of ADNS-5030 optical mouse sensor.

#### **Design Considerations for Improved ESD Performance**

For improved electrostatic discharge performance, typical creepage and clearance distance are shown in the table below. Assumption: base plate construction as per the Avago Technologies supplied IGES file and ADNS-5100/5100-001 lens.

Typical Distance	Millimeters
Creepage	16.0
Clearance	2.1

Note that the lens material is polycarbonate or polystyrene HH30, therefore, cyanoacrylate based adhesives or other adhesives that may damage the lens should **NOT** be used.



Figure 7. Sectional view of PCB assembly highlighting optical mouse components.



Figure 8. Schematic diagram for interface between ADNS-5030 and microcontroller (cordless application).

#### **Regulatory Requirements**

- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- Passes IEC-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- Passes EN61000-4-4/IEC801-4 EFT tests when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- UL flammability level UL94 V-0.
- Provides sufficient ESD creepage/clearance distance to avoid discharge up to 15 kV when assembled into a mouse using ADNS-5100 round lens according to usage instructions above.

#### **Absolute Maximum Ratings**

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	Ts	-40	85	°C	
Lead Solder Temperature	<u>)</u>		260	°C	
Supply Voltage	V <sub>DD</sub>	-0.5	3.7	V	
ESD			2	kV	All pins, human body model MIL 883 Method 3015
Input Voltage	V <sub>IN</sub>	-0.5	V <sub>DD</sub> + 0.5	V	All I/O pins
Output Current	lout		7	mA	MISO pin

#### **Recommended Operating Conditions**

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Operating Temperature	T <sub>A</sub>	0		40	°C	
Power Supply	V <sub>DD</sub>	3.0	3.3	3.6	V	
Power Supply Rise Time	V <sub>RT</sub>	0.005		100	ms	0 to V <sub>DD</sub> min
Supply Noise (Sinusoidal)	V <sub>NA</sub>			100	mVp-p	10 kHz - 50 MHz
Serial Port Clock Frequency	f <sub>SCLK</sub>			1	MHz	50% duty cycle
Distance from Lens Reference Plane to Tracking Surface (Z)	Z	2.3	2.4	2.5	mm	
Speed	S	0		14	ips	
Acceleration	а			2	g	
Load Capacitance	Cout			100	pF	MISO



Figure 9. Distance from lens reference plane to tracking surface (Z).

#### **AC Electrical Specifications**

Electrical Characteristics over recommended operating conditions. Typical values at 25 °C,  $V_{DD}$  = 3.3 V.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Reset Pulse Width	t <sub>RESET</sub>	250			ns	Active low
Motion Delay after Reset	t <sub>MOT-RST</sub>			50	ms	From NRESET pull high to valid motion, assuming V <sub>DD</sub> and motion is present
Forced Rest Enable	t <sub>REST-EN</sub>			1	S	From Rest Mode(RM) bits set to target rest mode
Wake from Forced Rest	t <sub>REST-DIS</sub>			1	S	From Rest Mode(RM) bits cleared to valid motion
Power Down	t <sub>PD</sub>			50	ms	From PD (when bit 1 of register 0x0d is set) to low current
Wake from Power Down	t <sub>WAKEUP</sub>	50		55	ms	From PD inactive (when NRESET pin is asserted low to high or write 0x5a to register 0x3a) to valid motion
MISO Rise Time	t <sub>r-MISO</sub>		40	200	ns	$C_{L} = 100  \text{pF}$
MISO Fall Time	t <sub>f-MISO</sub>		40	200	ns	$C_{L} = 100  \text{pF}$
MISO Delay after SCLK	t <sub>DLY-MISO</sub>			120	ns	From SCLK falling edge to MISO data valid, no load conditions
MISO Hold Time	t <sub>hold-MISO</sub>	0.5		1/f <sub>SCLK</sub>	μs	Data held until next falling SCLK edge
MOSI Hold Time	t <sub>hold-MOSI</sub>	200			ns	Amount of time data is valid after SCLK rising edge
MOSI Setup Time	t <sub>setup-MOSI</sub>	120			ns	From data valid to SCLK rising edge
SPI Time between Write Commands	t <sub>SWW</sub>	30			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte
SPI Time between Write and Read Commands	t <sub>SWR</sub>	20			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second address byte
SPI Time between Read and Subsequent Commands	t <sub>SRW</sub> t <sub>SRR</sub>	250			ns	From rising SCLK for last bit of the first data byte, to falling SCLK for the first bit of the next address
SPI Read Address-Data Delay	t <sub>SRAD</sub>	4			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read
NCS Inactive after Motion Burst	t <sub>BEXIT</sub>	250			ns	Minimum NCS inactive time after motion burst before next SPI usage
NCS to SCLK Active	t <sub>NCS-SCLK</sub>	120			ns	From NCS falling edge to first SCLK rising edge
SCLK to NCS Inactive (for Read Operation)	t <sub>SCLK-NCS</sub>	120			ns	From last SCLK rising edge to NCS rising edge, for valid MISO data transfer
SCLK to NCS Inactive (for Write Operation)	t <sub>SCLK-NCS</sub>	20			μs	From last SCLK rising edge to NCS rising edge, for valid MOSI data transfer
NCS to MISO high-Z	t <sub>NCS-MISO</sub>			250	ns	From NCS rising edge to MISO high-Z state
Transient Supply Current	I <sub>DDT</sub>			60	mA	Max supply current during a $V_{\text{DD}}$ ramp from 0 to $V_{\text{DD}}$

#### **DC Electrical Specifications**

Electrical Characteristics over recommended operating conditions. Typical values at 25°C, V<sub>DD</sub> = 3.3 V.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
DC Supply Current in Various Mode	IDD_AVG_HIGH		15.2	17	mA	Average current, including LED current, at max frame rate. No load on MISO. Bit 0 of register 0x40 set to "0"
	IDD_AVG_LOW		11.3	13.1	mA	Average current, including LED current, at max frame rate. No load on MISO. Bit 0 of register 0x40 set to "1"
	I <sub>DD_REST1</sub>		0.34	0.54	mA	
	I <sub>DD_REST2</sub>		0.09	0.16	mA	
	I <sub>DD_REST3</sub>		0.03	0.06	mA	
Power Down			2		uA	
Input Low Voltage	VIL			0.5	V	SCLK, MOSI, NCS, NRESET
Input High Voltage	V <sub>IH</sub>	V <sub>DD</sub> – 0.5			V	SCLK, MOSI, NCS, NRESET
Input hysteresis	V <sub>I_HYS</sub>		200		mV	SCLK, MOSI, NCS, NRESET
Input leakage current	l <sub>leak</sub>		±1	±10	mA	Vin=VDD-0.6V, SCLK, MOSI, NCS, NRESET
Output Low Voltage	V <sub>OL</sub>			0.7	V	lout=1mA, MISO
Output High Voltage	V <sub>OH</sub>	VDD -0.7			V	lout=-1mA, MISO
Input Capacitance	C <sub>in</sub>		50		pF	MOSI, NCS, SCLK, NRESET

# Typical Performance Characteristics (Bit 0 of register 0x40 set to "0")



Figure 10. Mean resolution vs. distance from lens reference plane to surface.





Figure 12. Relative wavelength responsivity.

#### **Power Management Modes**

The ADNS-5030 has three power-saving modes. Each mode has a different motion detection period, affecting response time to mouse motion (Response Time). The sensor automatically changes to the appropriate mode, depending on the time since the last reported motion (Downshift Time). The parameters of each mode are shown in the following table.

	Response Time	Downshift Time
Mode	(Typical)	(Typical)
Rest 1	14 ms	<1s
Rest 2	68 ms	7 s
Rest 3	340 ms	410 s

#### **LED Mode**

For power savings, the LED will not be continuously on. ADNS-5030 will pulse the LED only when needed.

#### **Synchronous Serial Port**

The synchronous serial port is used to set and read parameters in the ADNS-5030, and to read out the motion information.

The port is a four wire serial port. The host micro-controller always initiates communication; the ADNS-5030 never initiates data transfers. SCLK, MOSI, and NCS may be driven directly by a micro-controller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated. The lines that comprise the SPI port:

- SCLK: Clock input. It is always generated by the master (the micro-controller).
- MOSI: Input data. (Master Out/Slave In)
- MISO: Output data. (Master In/Slave Out)
- NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be high Z, and MOSI & SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.

#### **Chip Select Operation**

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.

#### Write Operation

Write operation, defined as data going from the microcontroller to the ADNS-5030, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The ADNS-5030 reads MOSI on rising edges of SCLK.



Write Operation





#### **Read Operation**

A read operation, defined as data going from the ADNS-5030 to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-5030 over MISO. The sensor outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.







**MISO Delay and Hold Time** 

**NOTE:** The 200 ns minimum high state of SCLK is also the minimum MISO data hold time of the ADNS-5030. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS-5030 will hold the state of data on MISO until the falling edge of SCLK.

#### **Required Timing between Read and Write Commands**

There are minimum timing requirements between read and write commands on the serial port.



**Timing between Two Write Commands** 

If the rising edge of the SCLK for the last data bit of the second write command occurs before the required delay  $(t_{SWW})$ , then the first write command may not complete correctly.



**Timing between Write and Read Commands** 

If the rising edge of SCLK for the last address bit of the read command occurs before the required delay ( $t_{SWR}$ ), the write command may not complete correctly.



#### Timing between Read and Either Write or Subsequent Read Commands

During a read operation SCLK should be delayed at least  $t_{SRAD}$  after the last address data bit to ensure that the ADNS-5030 has time to prepare the requested data. The falling edge of SCLK for the first address bit of either the read or write command must be at least  $t_{SRR}$  or  $t_{SRW}$  after the last SCLK rising edge of the last data bit of the previous read operation.

#### **Motion Burst Timing**



#### **Burst Mode Operation**

Burst mode is a special serial port operation mode that may be used to reduce the serial transaction time for a motion read. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

Burst mode is activated by reading the Motion\_Burst register. The ADNS-5030 will respond with the contents of the Delta\_X, Delta\_Y, SQUAL, Shutter\_Upper, Shutter\_ Lower, and Maximum Pixel and Pixel Sum registers in that order. The burst transaction can be terminated anywhere in the sequence after the Delta X value by bringing the NCS pin high. After sending the register address, the micro-controller must wait t<sub>SRAD</sub> and then begin reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data are latched into the output buffer after the last address bit is received. After the burst transmission is complete, the micro-controller must raise the NCS line for at least t<sub>BEXIT</sub> to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.

Avago Technologies highly recommends the usage of burst mode operation in optical mouse sensor design applications.

#### Notes on Power-up and Reset

The ADNS-5030 does not perform an internal power up self-reset; the NRESET pin must be asserted low every time power is applied. There are two ways to reset the chip, either assert low NRESET pin or by writing 0x5a to register 0x3a. A full reset will thus be executed. Any register settings must then be reloaded.

During power-up there will be a period of time after the power supply is high but before any clocks are available. The table below shows the state of the various pins during power-up and reset.

State of Signa	l Pins after	VDD is Valid
----------------	--------------	--------------

Pin	During Reset	After Reset
NCS	Ignored	Functional
MISO	Low	Depends on NCS
SCLK	Ignored	Depends on NCS
MOSI	Ignored	Depends on NCS
XY_LED	High	Functional

#### **Notes on Power Down**

The ADNS-5030 can be set in Power Down mode by setting bit 1 of Register 0x0d. In addition, the SPI port should not be accessed during power down. (Other ICs on the same SPI bus can be accessed, as long as the sensor's NCS pin is not asserted.) The table below shows the state of various pins during power down. There are 2 ways to exit power down, either assert low NRESET pin or by writing 0x5a to Register 0x3a. A full reset will thus be executed. Wait t<sub>WAKEUP</sub> before accessing the SPI port. Any register settings must then be reloaded.

Pin	Power Down Active
NRESET	Functional
NCS	Functional*
MISO	Undefined
SCLK	Functional*
MOSI	Functional*
XY_LED	Low current

\* NCS pin must be held to 1 (high) if SPI bus is shared with other devices. It can be in either state if the sensor is the only device in addition to the controller microprocessor.

Note: There is long wakeup time from power down. This feature should not be used for power management during normal mouse motion.

# Registers

The ADNS-5030 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Register	Read/Write	Default Value
Product_ID	R	0x11
Revision_ID	R	0x00
Motion	R	0x00
Delta_X	R	Any
Delta_Y	R	Any
SQUAL	R	Any
Shutter_Upper	R	Any
Shutter_Lower	R	Any
Maximum_Pixel	R	Any
Pixel_Sum	R	Any
Minimum_Pixel	R	Any
Pixel_Grab	R/W	Any
Reserved		
Mouse Control	R/W	0x00
Reserved		
Chip_Reset	W	N/A
Reserved		
Inv_Rev_ID	R	0xff
Sensor_Current_Setting	W	N/A
Reserved		
Rest_mode_configuration	R/W	0x00
Reserved		
Motion_Burst	R	0x00
	RegisterProduct_IDRevision_IDMotionDelta_XDelta_YSQUALShutter_UpperShutter_LowerMaximum_PixelPixel_SumMinimum_PixelPixel_GrabReservedMouse ControlReservedChip_ResetReservedInv_Rev_IDSensor_Current_SettingReservedReservedReservedMotion_Burst	RegisterRead/WriteProduct_IDRRevision_IDRMotionRDelta_XRDelta_YRSQUALRShutter_UpperRShutter_LowerRMaximum_PixelRPixel_SumRMouse ControlR/WReservedInv_Rev_IDInv_Rev_IDRSensor_Current_SettingWReservedInv_Rev_IDReservedRReservedRReservedRReservedRReservedRSensor_Current_SettingWReservedReservedReservedRR

Product_ID Address: 0x00									
Access: Read		Reset							
	Bit	7	6	5	4	3	2	1	0
	Field	PID <sub>7</sub>	PID <sub>6</sub>	PID <sub>5</sub>	PID <sub>4</sub>	PID <sub>3</sub>	PID <sub>2</sub>	PID <sub>1</sub>	PID <sub>0</sub>

Data Type: 8-Bit unsigned integer

USAGE: This register contains a unique identification assigned to the ADNS-5030. The value in this register does not change; it can be used to verify that the serial communications link is functional.

Revision_ID		Addr	ess: 0x01						
Access: Read		Reset	t Value: 0x0	0					
	Bit	7	6	5	4	3	2	1	0
	Field	RID <sub>7</sub>	RID <sub>6</sub>	RID <sub>5</sub>	RID <sub>4</sub>	RID <sub>3</sub>	RID <sub>2</sub>	RID <sub>1</sub>	RID <sub>0</sub>

Data Type: 8-Bit unsigned integer

USAGE: This register contains the IC revision. It is subject to change when new IC versions are released.

Motion Access: Reac	d/Write	Add Rese	ress: 0x02 et Value: 0x0	0					
	Bit	7	6	5	4	3	2	1	0
	Field	eld MOT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Data Type:	Bit f	ield							

USAGE: Register 0x02 allows the user to determine if motion has occurred since the last time it was read. If the MOT bit is set, then the user should read registers 0x03 and 0x04 to get the accumulated motion. Read this register before reading the Delta\_X and Delta\_Y registers.

Writing anything to this register clears the MOT bit, Delta\_X and Delta\_Y registers. The written data byte is not saved.

Field Name	Description
MOT	Motion since last report
	0 = No motion
	1 = Motion occurred, data ready for reading in Delta_X and Delta_Y registers
Reserved	Reserved

<b>Delta X</b> Access: Read		Addre Reset	ess: 0x03 Value: 0x00	)										
	Bit	7	6	5	4	3 X <sub>3</sub>	2	1	0					
	Field	X <sub>7</sub>	X <sub>6</sub>	X <sub>5</sub>	X4		X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>					
Data Type:	Eight	Eight bit 2's complement number												
USAGE:	X movement is counts since last report. Absolute value is determined by resolution. Reading clear the register.													



# NOTE: Avago Technologies RECOMMENDS that registers 0x03 and 0x04 be read sequentially.

Delta_Y		Address: 0x04												
Access: Read		Rese	et Value: 0>	(00										
	Bit	7	6	5	4		3	2		1	0			
	Field	Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>		Y <sub>3</sub>	Y <sub>2</sub>		Y <sub>1</sub>	Y <sub>0</sub>			
Data Type:	Eight	bit 2's co	omplemer	it number										
USAGE:	Y movement is counts since last report. Absolute value is determined by resolution. Reading cle the register.													
	MOTION	-128	-127	-2	-1	0	+1	+2		+126	+127			
				< <u>,</u>										
	DELTA_Y	80	81	FE	FF	00	01	02		7E	7F			

NOTE: Avago Technologies RECOMMENDS that registers 0x03 and 0x04 be read sequentially.

Squal									
Access: Read									
	Bit	7	6	5	4	3	2	1	0
	Field	SQ7	SQ <sub>6</sub>	SQ <sub>5</sub>	SQ <sub>4</sub>	SQ <sub>3</sub>	SQ <sub>2</sub>	SQ <sub>1</sub>	SQ <sub>0</sub>

Data Type: Upper 8 bits of a 9-bit unsigned integer

USAGE: SQUAL (Surface Quality) is a measure of the number of valid features visible by the sensor in the current frame.

The maximum SQUAL register value is 144. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows 250 sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero, if there is no surface below the sensor. SQUAL is typically maximized when the navigation surface is at the optimum distance from the imaging lens (the nominal Z-height).



Figure 13. Squal values (white paper).



Figure 14. Mean squal vs. Z (white paper).

Shutter_Upper		Address: 0x06												
Access: Read		Reset	/alue: 0x00											
	Bit	7	6	5	4	3	2	1	0					
	Field	S <sub>15</sub>	S <sub>14</sub>	S <sub>13</sub>	S <sub>12</sub>	S <sub>11</sub>	S <sub>10</sub>	S9	S <sub>8</sub>					
Shutter_Lower		Addre	ss: 0x07											
Access. Neau		neset	value. 0x00											
	Bit	7	6	5	4	3	2	1	0					
	Field	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>					

Data Type: Sixteen bit unsigned integer

USAGE: Units are clock cycles. Read Shutter\_Upper first, then Shutter\_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value is automatically adjusted.







Figure 16. Mean shutter vs. Z (white paper).

Maximum_Pixel	Address: 0x08													
Access: Read		Reset	Value: 0x00	)										
	Bit	7	6	5	4	3	2	1	0					
	Field	MP <sub>0</sub>	MP <sub>6</sub>	$MP_5$	MP <sub>4</sub>	MP <sub>3</sub>	$MP_2$	MP <sub>1</sub>	MP <sub>0</sub>					
Data Type: USAGE:	Eight Max pixel	t-bit numb imum Pixe value can	er l value in c vary with e	urrent fram every frame.	e. Minimum	value = 0, n	naximum val	ue = 127. Th	e maximum					
Pixel Sum		Addre	ss: 0x09											
Access: Read		Reset Value: 0x00												
	Bit	7	6	5	4	3	2	1	0					
	Field	AP <sub>7</sub>	AP <sub>6</sub>	AP <sub>5</sub>	AP <sub>4</sub>	AP <sub>3</sub>	AP <sub>2</sub>	AP <sub>1</sub>	AP <sub>0</sub>					
Data Type: USAGE:	High This value 1.76.	8 bits of a register is t e is 28,575,	n unsigned he accumu but only b	15-bit inter Ilated pixel bits [14:7] a	ger value from t re reported.	he last imag It may be (	e taken. The described as	e maximum a the full sun	accumulator n divided by					
	The i fram	maximum e.	register val	lue is 223. <sup>-</sup>	The minimu	m is 0. The p	vixel sum val	ue can chan	ge on every					
 Minimum_Pixel		Addre	ss: 0x0a											
Access: Read		Reset '	Value: 0x00	)										
	Bit	7	6	5	4	3	2	1	0					
	Field	MP <sub>0</sub>	$MP_6$	$MP_5$	MP <sub>4</sub>	MP <sub>3</sub>	$MP_2$	MP <sub>1</sub>	MP <sub>0</sub>					
Data Type:	Eigh	t-bit numb	er											
USAGE:	Mini pixel	mum Pixel value can	value in cu vary with e	urrent frame every frame.	e. Minimum	value = 0, n	naximum val	ue = 127. Tł	ne minimum					

Pixel_Grab		Addre	ss: 0x0b								
Access: Read/Write		Reset Value: 0x00									
	Bit	7	6	5	4	3	2	1	0		
	Field	Valid	PD <sub>6</sub>	PD <sub>5</sub>	PD <sub>4</sub>	PD <sub>3</sub>	PD <sub>2</sub>	PD <sub>1</sub>	PD <sub>0</sub>		

Data Type: Eight-bit word

USAGE: The pixel grabber captures 1 pixel per frame. If there is a valid pixel in the grabber when this register is read, the MSB will be set, an internal counter will incremented to capture the next pixel and the grabber will be armed to capture the next pixel. It will take 225 reads to upload the complete image.

Any write to this register will reset and arm the grabber to grab pixel 0 on the next image.

# Physical Pixel Address Map – readout order of the array

(looking through the sensor aperture at the bottom of the package)



for lens

Last										<u> </u>	-						
Pixel	224	209	194	179	164	149	134	119	104	89	74	59	44	29	14		
	223	208	193	178	163	148	133	118	103	88	73	58	43	28	13	Bottom view of mouse	
	222	207	192	177	162	147	132	117	102	87	72	57	42	27	12		
	221	206	191	176	161	146	131	116	101	86	71	56	41	26	11		
	220	205	190	175	160	145	130	115	100	85	70	55	40	25	10		
	219	204	189	174	159	144	129	114	99	84	69	54	39	24	9		
	218	203	188	173	158	143	128	113	98	83	68	53	38	23	8		L
	217	202	187	172	157	142	127	112	97	82	67	52	37	22	7		L
	216	201	186	171	156	141	126	111	96	81	66	51	36	21	6	iti ( )	L
	215	200	185	170	155	140	125	110	95	80	65	50	35	20	5		L
	214	199	184	169	154	139	124	109	94	79	64	49	34	19	4		L
	213	198	183	168	153	138	123	108	93	78	63	48	33	18	3		t
	212	197	182	167	152	137	122	107	92	77	62	47	32	17	2		۲
	211	196	181	166	151	136	121	106	91	76	61	46	31	16	1		
	210	195	180	165	150	135	120	105	90	75	60	45	30	15	0	First Divel	
ľ	-							-	-	-	-	_	-	-	-	Hole at mou Positive X bottom cov	ıse /er

Reserved		Addre	ess: 0x0c						
<b>Mouse_control</b> Access: Read/	/Write	Addre Reset	ess: 0x0d Value: 0x0	0					
	Rit	7	6	5	4	3	2	1	0
	Field	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	PD	RES
Data Tura a	Fischet	h:+							
	Eighti	bit number	lution and	nowar day	un cottinge d		ad ar to be a	ditad by thi	rogistor
USAGE:	Mouse	sensor reso	iution and	power dov	vn settings c	an de access	sed of to be e	aited by thi	s register.
	Field N	Name [	Descriptior				_		
	PD	F	ower Dow	/n			_		
		0	) = norma	l					
	DEC	1	= Power L	Jown					
	NEG	2 (	) = 500 cp	.ion i					
		1	= 1000  cp	- Di					
	Reserv	ved F	Reserved						
Reserved		Addre	ess: 0x0e-0	x39					
Chip Reset		Addre							
Access: Write		Reset	Value: 0x0						
	Bit	7	6	5	4	3	2	1	0
	Field	CR <sub>7</sub>	CR <sub>6</sub>	CR <sub>5</sub>	CR <sub>4</sub>	CR <sub>3</sub>	CR <sub>2</sub>	CR <sub>1</sub>	CR <sub>0</sub>
Data Type:	8-B	it unsigned	integer						
USAGE:	Wri	te 0x5a to ir	nitiate chip	RESET.					
Reserved		Addre	ess: 0x3b-0	x3e					
Inv_Rev ID		Addre	ess: 0x3f						
Access: Read		Reset	Value: 0xff	-					
	Bit	7	6	5	4	3	2	1	0
	Field	RRID <sub>7</sub>	RRID <sub>6</sub>	RRID <sub>5</sub>	RRID <sub>4</sub>	RRID <sub>3</sub>	RRID <sub>2</sub>	RRID <sub>1</sub>	RRID <sub>0</sub>
Data Type	Inv	erse 8-Rit un	signed int	eger					
				. ,		<b>D</b> 1 · · · · ·			
USAGE:	Thi	s register co	ntains the	inverse of t	he revision l	D which is lo	cated at regis	ster 0x01.	

Sensor Current	Setting	Address: 0	x40						
Access: Write		Reset Valu	e: N/A						
	Bit	7	6	5	4	3	2	1	0
	Field	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDC
	0 h								
Data Type.	0-1	nt number							
USAGE:	Thi	s register is	used to set	t the interna	al LED driver	's drive stren	igth.		
	Fie	ld Name	Descrip	otion				_	
	LD	C	Interna	I LED Driver	Current			_	
			0 = Hig	h current					
			1 = Low	/ current					
	Re	served	Reserve	ed					
Decembed		A al alua a	0						
Keservea		Addres	SS: UX41-UX	44					
Rest mode con	figuration	Addre	ss: 0x45						
Access: Read/	Write	Reset	Value: 0x00	)					
	Bit	7	6	5	4	3	2	1	0
	Field	RM1		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
		1	0						
Data Type:	Bit fi	eld							
USAGE:	Regi	ster 0x45 all	ows the us	er to chang	e or monito	r the rest mo	de configura	ition of the s	ensor. Write
	oper repo	ations to RI ort which mo	M <sub>1</sub> and RM ode it is in.	0 forces the	sensor into	rest mode.	Read RM <sub>1</sub> ar	nd RM <sub>0</sub> for th	ie sensor to
	Note:	Forced Rest he	as a long wak	eup time and s	hould not be us	sed for power m	anagement dui	ring normal mo	use motion.
	Field	Name	Descriptio	on				_	
	RM[1	-0]	Write ope	ration: Forc	e rest mode	selection			
			00 = Nori	mal operati	ion				
			01 = Rest	1					
			10 = Rest2	2					
			11 = Rest	3					
	RM <sub>11</sub>	-0]	Read ope	ration: Repo	orts which m	node the sen	sor is in.	_	
			00 = Run	1.					
			01 = Rest	1					
			10 = Rest	2					

11 = Rest3

Reserved

Reserved

Reserved	Address: 0x46-0x62								
Motion_Burst	Address: 0x63								
Access: Read	Reset Value: 0x00								
	Bit	7	6	5	4	3	2	1	0
	Field	MB <sub>7</sub>	MB <sub>6</sub>	MB <sub>5</sub>	MB <sub>4</sub>	MB <sub>3</sub>	MB <sub>2</sub>	MB <sub>1</sub>	MB <sub>0</sub>
Data Type:	Various								

USAGE: Read from this register to activate burst mode. The sensor will return the data in the Delta\_X, Delta\_Y, Squal, Shutter\_Upper, Shutter\_Lower, Maximum\_Pixel and Pixel\_Sum. If the burst is not terminated at this point, the internal address counter stops incrementing and Pixel Sum register's value will be continuously returned. Bursts are terminated when NCS is raised.

For product information and a complete list of distributors, go to our website: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. Obsoletes AV01-0096EN AV02-0113EN - December 3, 2009

