
# ADNS-5050 Optical Mouse Sensor

# **Data Sheet**



## Description

The ADNS-5050 is a mainstream, small form factor optical mouse sensor. It is a user-friendly product with many built-in features and optimized for LED-based corded products.

The ADNS-5050 is capable of high-speed motion detection – up to 30 ips and 8g. In addition, it has an on-chip oscillator and built-in LED driver to minimize external components. Frame rate is also adjusted internally.

The ADNS-5050 along with the ADNS-5100/5100-001 lens, ADNS-5200 clip and HLMP-ED80 LED form a complete and compact mouse tracking system. There are no moving parts, which mean high reliability and less maintenance for the end user. In addition, precision optical alignment is not required, facilitating high volume assembly.

The sensor is programmed via registers through a threewire SPI interface. It is housed in an 8-pin staggered dual in-line package (DIP).

## **Theory of Operation**

The ADNS-5050 is based on Optical Navigation Technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement.

The ADNS-5050 contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a three wire serial port.

The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the  $\Delta x$  and  $\Delta y$  relative displacement values.

An external microcontroller reads the  $\Delta x$  and  $\Delta y$  information from the sensor serial port. The microcontroller then translates the data into PS2 or USB signals before sending them to the host PC.



## Features

- Small form factor, pin-to-pin compatible with ADNS-5020-EN
- Register-to-register compatible with ADNS-5020-EN
- Built-in LED driver for simpler circuitry
- High speed motion detection at 30 ips and up to 8g
- Self-adjusting frame rate for optimum performance
- Internal oscillator no clock input needed
- Default 500 cpi resolution, adjustable from 125 to 1375 cpi via 125 cpi step
- Operating voltage: 5V nominal
- Three-wire serial interface
- Only 4 capacitors and no transistor required

## Applications

- Optical Mice
- Optical trackballs
- Integrated input devices

### Pinout of ADNS-5050 Optical Mouse Sensor

Pin	Name	Description	l/0 type
1	SDIO	Serial Port Data Input and Output	I/O
2	XY_LED	LED Control	0
3	NRESET	Reset Pin (active low input)	Ι
4	NCS	Chip Select (active low input)	Ι
5	V <sub>DD5</sub>	Supply Voltage	Power
6	GND	Ground	Ground
7	REGO	Regulator Output	0
8	SCLK	Serial Clock Input	I









Figure 1. Package outline drawing (top view).











#### Notes:

- 1. Dimension in mm/inches
- 2. Dimension Tolerance: ±01 mm
- 3. Coplonority of Leads 0.1mm
- 4. Cumulative Pitch Tolerance: ±015 mm
- 5. Lead Pitch Tolerance: ±015 mm
- 6. Maximum Flash: 0.2mm
- 7. Angular Tolerance: ±3<sup>0</sup>

#### Figure 2. Package outline drawing.

#### CAUTION:

It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD

## **Overview of Optical Mouse Sensor Assembly**

Avago Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment.

The ADNS-5050 sensor is designed for mounting on a through-hole PCB, looking down. There is an aperture stop and features on the package that align to the lens.

The ADNS-5100/5100-001 lens provides optics for the imaging of the surface as well as illumination of the surface at the optimum angle. Features on the lens align it to the sensor, base plate, and clip with the LED.

The ADNS-5200 clip holds the LED in relation to the lens. The LED must be inserted into the clip and the LED's leads formed prior to loading on the PCB.

The HLMP-ED80 LED is recommended for illumination.





Figure 3. Recommended PCB mechanical cutouts and spacing.



**DIMENSIONS IN mm (INCHES)** 




Figure 4. 2D Assembly drawing of ADNS-5050 (top and side views).




Figure 5. Exploded view drawing.

#### **PCB Assembly Considerations**

- 1. Insert the sensor and all other electrical components into PCB.
- 2. Insert the LED into the assembly clip and bend the leads 90 degrees.
- 3. Insert the LED clip assembly into PCB.
- 4. Wave solder the entire assembly in a no-wash solder process utilizing solder fixture. The solder fixture is needed to protect the sensor during the solder process. It also sets the correct sensor-to-PCB distance as the lead shoulders do not normally rest on the PCB surface. The fixture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact.
- 5. Place the lens onto the base plate.
- 6. Remove the protective kapton tape from optical aperture of the sensor. Care must be taken to keep contaminants from entering the aperture. Recommend not to place the PCB facing up during the entire mouse assembly process. Recommend to hold the PCB first vertically for the kapton removal process.
- 7. Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The sensor aperture ring should self-align to the lens.

- 8. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- Install mouse top case. There MUST be a feature in the top case to press down onto the PCB assembly to ensure all components are interlocked to the correct vertical height.




Figure 6. Block diagram of ADNS-5050 optical mouse sensor.

### **Design Considerations for Improved ESD Performance**

For improved electrostatic discharge performance, typical creepage and clearance distance are shown in the table below. Assumption: base plate construction as per the Avago Technologies supplied IGES file and ADNS-5100/5100-001 lens.

Typical Distance	A5100	A5100-001
Creepage	40.5	17.9
Clearance	32.6	9.2

NOTE:

that the lens material is polycarbonate or polystyrene HH30, therefore, cyanoacrylate based adhesives orother adhesives that may damage the lens should **NOT** be used.




Figure 7. Sectional view of PCB assembly highlighting optical mouse components.




Figure 8. Schematic diagram for interface between ADNS-5050 and microcontroller.

## **Regulatory Requirements**

- Passes FCC B and worldwide analogous emission limits when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- Passes IEC-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- Passes EN61000-4-4/IEC801-4 EFT tests when assembled into a mouse with shielded cable and following Avago Technologies recommendations.
- UL flammability level UL94 HB.
- Provides sufficient ESD creepage/clearance distance to avoid discharge up to 15 kV when assembled into a mouse using ADNS-5100 round lens according to usage instructions above.

### **Absolute Maximum Ratings**

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	Τs	-40	85	°C	
Lead Solder Temp			260	°C	
Supply Voltage	V <sub>DD</sub>	-0.5	5.5	V	
ESD			2	kV	All pins, human body model MIL 883 Method 3015
Input Voltage	V <sub>IN</sub>	-0.5	V <sub>DD</sub> +0.5	V	All I/O pins
Output Current	lout		7	mA	SDIO pin

### **Recommended Operating Conditions**

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Operating Temperature	T <sub>A</sub>	0		40	°C	
Power Supply	V <sub>DD</sub>	4.0	5.0	5.25	V	
Power Supply Rise Time	V <sub>RT</sub>	0.005		100	ms	0 to V <sub>DD</sub>
Supply Noise (Sinusoidal)	V <sub>NA</sub>			100	mV p-p	10 kHz-50 MHz
Serial Port Clock Frequency	f <sub>SCLK</sub>			3	MHz	50% duty cycle.
Distance from Lens Reference Plane to Tracking Surface (Z)	Z	2.3	2.4	2.5	mm	
Speed	S		30		ips	
Acceleration	а			8	g	
Load Capacitance	Cout			100	pF	SDIO




Figure 9. Distance from lens reference plane to tracking surface (Z).

# **AC Electrical Specifications**

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Power Down	t <sub>PD</sub>			50	ms	From PD (when bit 1 of register 0x0d is set) to low current
Wake from Power Down	twakeup	50		55	ms	From PD inactive (when NRESET pin is asserted high or write 0x5a to register 0x3a) to valid motion
Reset Pulse Width	t <sub>RESET</sub>	250			ns	Active low.
Motion Delay after Reset	t <sub>MOT-RST</sub>			50	ms	From NRESET pull high to valid mo tion, assuming V <sub>DD</sub> and motion is present.
SDIO Rise Time	t <sub>r-SDIO</sub>		150	300	ns	C <sub>L</sub> = 100pF
SDIO Fall Time	t <sub>f-SDIO</sub>		150	300	ns	C <sub>L</sub> = 100pF
SDIO delay after SCLK	t <sub>dly-sdio</sub>			120	ns	From SCLK falling edge to SDIO data valid, no load conditions.
SDIO Hold Time	t <sub>hold-SDIO</sub>	100			ns	Data held until next falling SCLK edge.
SDIO Setup Time	t <sub>setup</sub> -SDIO	120			ns	From data valid to SCLK rising edge.
SPI Time between Write Commands	tsww	30			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte.
SPI Time between Write and Read Commands	t <sub>SWR</sub>	20			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second address byte.
SPI Time between Read and Subsequent Commands	t <sub>SRW</sub> t <sub>SRR</sub>	500			ns	From rising SCLK for last bit of the first data byte, to falling SCLK for the first bit of the next address.
SPI Read Address-Data Delay	t <sub>SRAD</sub>	4		10	μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read.
NCS Inactive after Motion Burst	t <sub>BEXIT</sub>	250			ns	Minimum NCS inactive time after motion burst before next SPI usage.
NCS to SCLK Active	t <sub>NCS-SCLK</sub>	120			ns	From NCS falling edge to first SCLK rising edge.
SCLK to NCS Inactive (for read operation)	t <sub>SCLK-NCS</sub>	120			ns	From last SCLK rising edge to NCS rising edge, for valid SDIO data transfer.
SCLK to NCS Inactive (for write operation)	t <sub>SCLK-NCS</sub>	20			us	From last SCLK rising edge to NCS rising edge, for valid SDIO data transfer
NCS to SDIO High-Z	t <sub>NCS-SDIO</sub>			500	ns	From NCS rising edge to SDIO high-Z state.
Transient Supply Current	I <sub>DDT</sub>			60	mA	Max supply current during a $V_{\mbox{\scriptsize DD}}$ ramp from 0 to $V_{\mbox{\scriptsize DD}}.$

# **DC Electrical Specifications**

Electrical Characteristics over recommended of	operating conditions.	Typical values at 25 °C, $V_{DD} = 5.0$ V.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
DC Supply Current	I <sub>DD_AVG</sub>		13.0	16.0	mA	Average sensor current, at max frame rate. No load on SDIO.
Idle Supply Current	I <sub>DD_IDLE</sub>		11.0		mA	
Power Down Supply Current	I <sub>DD_PD</sub>		180	250	μΑ	SCLK, NCS, NRESET, SDIO=VDD
Input Low Voltage	VIL			0.5	V	SCLK, SDIO, NCS, NRESET
Input High Voltage	VIH	V <sub>DD</sub> – 0.5			V	SCLK, SDIO, NCS, NRESET
Input Hysteresis	VI_HYS		200		mV	SCLK, SDIO, NCS, NRESET
Input Leakage Current	l <sub>leak</sub>		±1	±10	μΑ	Vin = V <sub>DD</sub> -0.6 V, SCLK, SDIO, NCS, NRESET
XY_LED Current (pin voltage range should be greater than 0.8 V.)	I <sub>XY_LED</sub>		45		mA	Average current at maximum frame rate.
XY_LED Current (pin voltage range should be greater than 0.8 V.)	Іхү_рк		45	51.5	mA	Peak current at maximum frame rate. Follow recommended schematics in Figure 8 to ensure DC current flowing through LED during run mode is within LED's absolute maximum limit.
Output Low Voltage	V <sub>OL</sub>			0.7	V	l <sub>out</sub> = 1 mA, SDIO
Output High Voltage	V <sub>OH</sub>	V <sub>DD</sub> -0.7			V	I <sub>out</sub> = -1 mA, SDIO
Input Capacitance	C <sub>in</sub>		50		pF	
Frame Rate	F <sub>R</sub>		4500		fps	Internally adjusted by sensor (value shown is based on internal oscillator frequency of 28MHZ)

## **Typical Performance Characteristics**





Figure 10. Mean resolution vs. distance from lens reference plane to surface.



Distance from Lens Reference Plane to Tracking Surface, Z (mm)

Figure 11. Average error vs. distance (mm).




Figure 12. Relative wavelength responsivity.

#### **LED Mode**

For optimized tracking performance, the LED is in DC mode when motion is detected, and ADNS-5050 will pulse the LED when the mouse is in idle state. To force the LED into always DC mode, kindly refer to register 0x22.

#### **Synchronous Serial Port**

The synchronous serial port is used to set and read parameters in the ADNS-5050, and to read out the motion information.

The port is a three wire serial port. The host micro-controller always initiates communication; the ADNS-5050 never initiates data transfers. SCLK, SDIO, and NCS may be driven directly by a micro-controller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated.

The lines that comprise the SPI port:


- SCLK: Clock input. It is always generated by the master (the micro-controller).
- SDIO: Input and Output data.
- NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, SDIO will be high Z, and SDIO & SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.

#### **Chip Select Operation**

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.


#### Write Operation

Write operation, defined as data going from the microcontroller to the ADNS-5050, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The ADNS-5050 reads SDIO on rising edges of SCLK.



#### SDIO DRIVEN BY MICRO-CONTROLLER


Write Operation



**SDIO Setup and Hold Time** 

#### **Read Operation**

A read operation, defined as data going from the ADNS-5050 to the micro-controller, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over SDIO, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-5050 over SDIO. The sensor outputs SDIO bits on falling edges of SCLK and samples SDIO bits on every rising edge of SCLK.




#### ADNS-5050 to Microcontroller Handoff

NOTE:

The 0.5/f<sub>SCLK</sub> minimum high state of SCLK is also the minimum SDIO data hold time of the ADNS-5050. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS-5050 will hold the state of data on SDIO until the falling edge of SCLK.


#### **Required Timing between Read and Write Commands**

There are minimum timing requirements between read and write commands on the serial port.




**Timing between Two Write Commands** 

If the rising edge of the SCLK for the last data bit of the second write command occurs before the required delay  $(t_{sWW})$ , then the first write command may not complete correctly.




Timing between Write and Read Commands

If the rising edge of SCLK for the last address bit of the read command occurs before the required delay ( $t_{SWR}$ ), the write command may not complete correctly.



**Timing between Read and Either Write or Subsequent Read Commands** 

During a read operation SCLK should be delayed at least  $t_{SRAD}$  after the last address data bit to ensure that the ADNS-5050 has time to prepare the requested data. The falling edge of SCLK for the first address bit of either the read or write command must be at least  $t_{SRR}$  or  $t_{SRW}$  after the last SCLK rising edge of the last data bit of the previous read operation.



### **Burst Mode Operation**

Burst mode is a special serial port operation mode that may be used to reduce the serial transaction time for a motion read. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

Burst mode is activated by reading the Motion\_Burst register. The ADNS-5050 will respond with the contents of the Delta\_X, Delta\_Y, SQUAL, Shutter\_Upper, Shutter\_ Lower, Maximum\_Pixel and Pixel\_Sum registers in that order. The burst transaction can be terminated anywhere in the sequence after the Delta\_X value by bringing the NCS pin high. After sending the register address, the micro-controller must wait tSRAD and then begin reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data are latched into the output buffer after the last address bit is received. After the burst transmission is complete, the micro-controller must raise the NCS line for at least tBEXIT to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.

Avago Technologies highly recommends the usage of burst mode operation in optical mouse sensor design applications.

#### **Notes on Power-up and Reset**

The ADNS-5050 does not perform an internal power up self-reset. There are two ways to reset the chip, either assert low NRESET pin or by writing 0x5a to register 0x3a. A full reset will thus be executed. Any register settings must then be reloaded.

During power-up there will be a period of time after the power supply is high but before any clocks are available. The table below shows the state of the various pins during power-up and reset.

#### State of Signal Pins After V<sub>DD</sub> is Valid

Pin	During Reset	After Reset
NCS	Ignored	Functional
SDIO	Ignored	Depends on NCS
SCLK	Ignored	Depends on NCS
XY_LED	Hi-Z	Functional

#### **Notes on Power Down**

The ADNS-5050 can be set in Power Down mode by setting bit 1 of register 0x0d. In addition, the SPI port should not be accessed during power down. (Other ICs on the same SPI bus can be accessed, as long as the sensor's NCS pin is not asserted.) The table below shows the state of various pins during power down. There are 2 ways to exit power down, either assert low NRESET pin or by writing 0x5a to Register 0x3a. A full reset will thus be executed. Wait for t<sub>WAKEUP</sub> before accessing the SPI port. Any register settings must then be reloaded.

Power Down Active
Functional
Functional*
Functional*
Functional*
Power Down

 NCS pin must be held to 1(high) if SPI bus is shared with other devices. It can be in either state if the sensor is the only device in addition to the controller microprocessor.

NOTE: There is long wakeup time from power down.

# Registers

The ADNS-5050 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Address	Register	Read/Write	Default Value	
0x00	Product_ID	R	0x12	
0x01	Revision_ID	R	0x01	
0x02	Motion	R	0x00	
0x03	Delta_X	R	Any	
0x04	Delta_Y	R	Any	
0x05	SQUAL	R	Any	
0x06	Shutter_Upper	R	Any	
0x07	Shutter_Lower	R	Any	
0x08	Maximum_Pixel	R	Any	
0x09	Pixel_Sum	R	Any	
0x0a	Minimum_Pixel	R	Any	
0x0b	Pixel_Grab	R/W	Any	
0x0c	Reserved			
0x0d	Mouse_Control	R/W	0x00	
0x0e – 0x18	Reserved			
0x19	Mouse_Control2	R/W	0x08	
0x1a – 0x21	Reserved			
0x22	LED_DC_Mode	R/W	0x00	
0x23 – 0x39	Reserved			
0x3a	Chip_Reset	W	N/A	
0x3b – 0x3d	Reserved			
0x3e	Product ID2	R	0x26	
0x3f	Inv_Rev_ID	R	0xfe	
0x40 – 0x62	Reserved			
0x63	Motion_Burst	R	0x00	

Product_ID			ss: 0x00						
Access: Read		Reset \	/alue: 0x12						
	Bit	7	6	5	4	3	2	1	0
	Field	PID <sub>7</sub>	PID <sub>6</sub>	PID <sub>5</sub>	PID <sub>4</sub>	PID <sub>3</sub>	PID <sub>2</sub>	PID <sub>1</sub>	PID <sub>0</sub>
Data Type:	8-Bit u	nsigned inte	eger						
USAGE:	is locat	ed at Produ	is made to be ct_ID2 (Addre e serial comm	ss 0x3e). The	e values in th	nese register	•		
Revision_ID		Addres	ss: 0x01						
Access: Read		Reset \	/alue: 0x01						
	Bit	7	6	5	4	3	2	1	0
	Field	RID <sub>7</sub>	RID <sub>6</sub>	RID <sub>5</sub>	RID <sub>4</sub>	RID <sub>3</sub>	RID <sub>2</sub>	RID <sub>1</sub>	RID <sub>0</sub>
JSAGE:	8-Bit u	nsigned inte gister conta	eger ins the IC revi	sion. It is sub	oject to cha	nge when n	ew IC versio	ons are relea	sed.
USAGE: Motion	8-Bit u This re	nsigned inte gister conta Addres	eger	sion. It is sub	oject to cha	nge when n	ew IC versic	ons are relea	sed.
USAGE: Motion	8-Bit u This re	nsigned inte gister conta Addres	eger ins the IC revi	sion. It is sub	oject to cha	nge when n	ew IC versic	ons are relea	sed.
USAGE: Motion	8-Bit u This re Write	nsigned inte gister conta Addres Reset \	eger ins the IC revi ss: 0x02 /alue: 0x00						0
USAGE: Motion Access: Read/N	8-Bit u This re Write Bit	nsigned inte gister conta Addres Reset V 7 MOT	eger ins the IC revi ss: 0x02 /alue: 0x00 6	5	4	3	2	1	0
USAGE: Motion Access: Read/N Data Type:	8-Bit u This re Write Bit Field Bit field Registe MOT b	nsigned inte gister conta Addres Reset V 7 MOT d. er 0x02 allov it is set, ther	eger ins the IC revi ss: 0x02 /alue: 0x00 6	5 Reserved determine i uld read reg	4 Reserved f motion ha isters 0x03 a	3 Reserved s occurred s and 0x04 to	2 Reserved ince the las	1 Reserved t time it was	0 Reserved
USAGE: Motion Access: Read/N	8-Bit u This re Write Bit Field Bit field Registe MOT b this reg	nsigned inte gister conta Addres Reset V 7 MOT d. er 0x02 allov it is set, ther gister before	eger ins the IC revi ss: 0x02 /alue: 0x00 6 Reserved ws the user to n the user sho	5 Reserved determine ir uld read reg Delta_X and	4 Reserved f motion ha isters 0x03 a Delta_Y reg	3 Reserved s occurred s and 0x04 to gisters.	2 Reserved ince the las get the accu	1 Reserved t time it was umulated m	0 Reserved read. If th otion. Rea
USAGE: Motion Access: Read/N	8-Bit u This re Write Bit Field Bit field Registe MOT b this reg	nsigned inte gister conta Addres Reset V 7 MOT d. er 0x02 allov it is set, ther gister before g anything t not saved.	eger ins the IC revi ss: 0x02 /alue: 0x00 6 Reserved ws the user to n the user show e reading the I	5 Reserved determine ir uld read reg Delta_X and	4 Reserved f motion ha isters 0x03 a Delta_Y reg	3 Reserved s occurred s and 0x04 to gisters.	2 Reserved ince the las get the accu	1 Reserved t time it was umulated m	0 Reserved read. If the otion. Read
Data Type: USAGE: Motion Access: Read/A Data Type: USAGE:	8-Bit u This re Write Bit Field Bit field Registe MOT b this reg Writing byte is	nsigned inte gister conta Addres Reset V 7 MOT d. er 0x02 allov it is set, ther gister before g anything t not saved.	eger ins the IC revis ss: 0x02 /alue: 0x00 6 Reserved ws the user to n the user sho e reading the I to this register Description Motion sinc 0 = No motion	5 Reserved determine ir uld read reg Delta_X and r clears the l	4 Reserved f motion ha isters 0x03 a Delta_Y reg MOT bit, De	3 Reserved s occurred s and 0x04 to gisters. Ita_X and D	2 Reserved ince the las get the accu Delta_Y regi	1 Reserved t time it was umulated m sters. The v	0 Reserved read. If th otion. Rea written da


Delta_X		Add	ress: 0x03									
Access: Read		Rese	et Value: 0x00									
	Bit	7	6	5	4		3	2	1	0		
	Field	X <sub>7</sub>	X <sub>6</sub>	X <sub>5</sub>	Х	4	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	X <sub>0</sub>		
Data Type:	Eight bit 2's complement number.											
USAGE:	X move register		counts since l	ast report.	. Absolut	e value	e is deteri	mined by res	olution. R	eading clears		
	MOTION	-128	-127	-2	-1	0	+1	+2	+126	+127		
		- I	(		_					_		
		1										
	<b>DELTA_X</b> D3 MUST be re			FE	FF	 00	01	02	7E	1 7F		
Delta_Y		ead prior to	o Register 0x04.		FF	 00	01	02	7E	1 7F		
Delta_Y		ead prior to	o Register 0x04.		FF	I 00	01	02	7E	7F		
Delta_Y		ead prior to	o Register 0x04.		FF 4		01	02	7E	7 7F 0		
NOTE: Register 0x0 	03 MUST be re	ead prior to Add Rese	o Register 0x04. ress: 0x04 et Value: 0x00	1								
<b>Delta_Y</b> Access: Read	Bit Field	Add Rese 7 Y <sub>7</sub>	o Register 0x04. ress: 0x04 et Value: 0x00 6	5 Y <sub>5</sub>	4		3	2	1	0		
<b>Delta_Y</b> Access: Read Data Type:	Bit Field Eight bi	Add Rese 7 Y <sub>7</sub> t 2's com	o Register 0x04. ress: 0x04 et Value: 0x00 <u>6</u> Y <sub>6</sub> nplement nur	5 Y <sub>5</sub> nber.	4 Y.	4	3 Y <sub>3</sub>	2 Y <sub>2</sub>	1 Y1	0		
<b>Delta_Y</b> Access: Read Data Type:	Bit Field Y move	Add Rese 7 Y <sub>7</sub> t 2's com	o Register 0x04. ress: 0x04 et Value: 0x00 <u>6</u> Y <sub>6</sub> nplement nur	5 Y <sub>5</sub> nber.	4 Y.	4	3 Y <sub>3</sub>	2 Y <sub>2</sub>	1 Y1	0 Y <sub>0</sub>		
 Delta_Y	Bit Field Y move register	Add Rese 7 Y <sub>7</sub> t 2's com ment is o	o Register 0x04. ress: 0x04 et Value: 0x00 <u>6</u> Y <sub>6</sub> nplement nur	5 Y <sub>5</sub> nber. ast report.	4 Y.	4 te value	3 Y <sub>3</sub>	2 Y <sub>2</sub> mined by res	1 Y <sub>1</sub> olution. R	0 Y <sub>0</sub>		
<b>Delta_Y</b> Access: Read Data Type:	Bit Field Y move register	Add Rese 7 Y <sub>7</sub> t 2's com ment is o	o Register 0x04. ress: 0x04 et Value: 0x00 <u>6</u> Y <sub>6</sub> nplement nur	5 Y <sub>5</sub> nber. ast report.	4 Y.	4 te value	3 Y <sub>3</sub>	2 Y <sub>2</sub> mined by res	1 Y <sub>1</sub> olution. R	0 Y <sub>0</sub>		

NOTE: Register 0x03 MUST be read prior to Register 0x04.


<b>SQUAL</b> Access: Read	Address: 0x05 Reset Value: 0x00								
	Bit	7	6	5	4	3	2	1	0
	Field	SQ7	SQ <sub>6</sub>	SQ <sub>5</sub>	SQ <sub>4</sub>	SQ <sub>3</sub>	SQ <sub>2</sub>	SQ <sub>1</sub>	SQ <sub>0</sub>

Data Type: Upper 8 bits of a 9-bit unsigned integer.

USAGE: SQUAL (Surface Quality) is a measure of the number of valid features visible by the sensor in the current frame. The maximum SQUAL register value is 128. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows few sequentially acquired SQUAL values, while a sensor was moved slowly over white paper. SQUAL is nearly equal to zero, if there is no surface below the sensor. SQUAL is typically maximized when the navigation surface is at the optimum distance from the imaging lens (the nominal Z-height).








Delta from Lens Reference Plane to Tracking Surface, Z (mm)

Figure 14. Mean squal vs. Z (white paper).

Shutter_Upper Access: Read			ss: 0x06 Value: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	S <sub>15</sub>	S <sub>14</sub>	S <sub>13</sub>	S <sub>12</sub>	S <sub>11</sub>	S <sub>10</sub>	S <sub>9</sub>	S <sub>8</sub>
Shutter_Lower		Addre	ss: 0x07						
Access: Read		Reset	Value: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	S <sub>7</sub>	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>

Data Type: Sixteen bit unsigned integer.

USAGE: Units are clock cycles. They must be read in this order: Read 0x06 first, then 0x07. The shutter is continuously adjusted to keep the average and maximum pixel values within normal operating range. The shutter value is automatically adjusted.



Count

Figure 15. Shutter (white paper).






Figure 16. Mean shutter vs. Z (white paper).

Maximum_Pixel		Addre	ss: 0x08						
Access: Read		Reset \	/alue: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	MP <sub>0</sub>	MP <sub>6</sub>	MP <sub>5</sub>	MP <sub>4</sub>	MP <sub>3</sub>	MP <sub>2</sub>	MP <sub>1</sub>	MP <sub>0</sub>
Data Type:	Seven-	bit number							
USAGE:			lue in currer h every fran		inimum valu	ıe = 0, maxiı	mum value :	= 127. The n	naximum pix
Pixel_Sum		Addre	ss: 0x09						
Access: Read		Reset \	/alue: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	AP <sub>7</sub>	AP <sub>6</sub>	AP <sub>5</sub>	AP <sub>4</sub>	AP <sub>3</sub>	AP <sub>2</sub>	AP <sub>1</sub>	AP <sub>0</sub>
Data Type:	High 8	bits of an u	nsigned 15-	bit integer.					
JSAGE:		-	accumulate bits [14:7] a	•		-			ımulator valu y 1.41.
	The m frame	aximum reg	gister value	is 179. The	e minimum	is 0. The pi	ixel sum va	lue can cha	nge on eve
<b>Minimum_Pixel</b> Access: Read		,	ss: 0x0a /alue: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	MP <sub>0</sub>	MP <sub>6</sub>	MP <sub>5</sub>	MP <sub>4</sub>	MP <sub>3</sub>	MP <sub>2</sub>	MP <sub>1</sub>	MP <sub>0</sub>
Data Type:	Seven-	bit number							
JSAGE:			ue in curren h every fran		nimum valu	ie = 0, maxii	mum value :	= 127. The n	ninimum pix


<b>Pixel_Grab</b> Access: Rea	d/Write	Address: 0x0b Reset Value: 0x00							
	Bit	7	б	5	4	3	2	1	0
	Field	Valid	PD <sub>6</sub>	PD <sub>5</sub>	PD <sub>4</sub>	PD <sub>3</sub>	PD <sub>2</sub>	PD <sub>1</sub>	PD <sub>0</sub>

Data Type: Eight-bit word.

USAGE: The pixel grabber captures 1 pixel per frame. If there is a valid pixel in the grabber when this register is read, the MSB will be set, an internal counter will incremented to capture the next pixel and the grabber will be armed to capture the next pixel. It will take 361 reads to upload the complete image. Any write to this register will reset and arm the grabber to grab pixel 0 on the next image.

#### Physical Pixel Address Map - readout order of the array

#### (looking through the sensor aperture at the bottom of the package)



#### Reserved

Address: 0x0c

Mouse_control		Address:	0x0d						
Access: Read/	/Write	Reset Valu	ue: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	PD	RES
Data Type:	Eight bit	t number							
Data Type: USAGE:	Resoluti	ion and Powe		ormation ca	n be accesse	ed or to be e	edited by th	is register.	
	-	ion and Powe ne De Pc 0	er Down info scription wer Down = Normal = Power Do		n be accesse	ed or to be e	edited by th	is register.	
	Resoluti Field Nam	ion and Powe ne De Pc 0 : 1 : Se 0 :	escription ower Down = Normal	wn	n be accesse	ed or to be e	edited by th	is register.	

Mouse_Control2		Address:	0x19								
Access: Write		Reset Val	ue: 0x08								
	Bit	7	6	5	4	3	2	1	0		
	Field	Reserved	Reserved	Reserved	RES_EN	RES	RES	RES	RES		
Data Type:	Eight bi	it number									
USAGE:	Resolution information can be accessed or to be edited by this register.										
	Field Name De		scription	scription							
			<b>0 Disable RES[3:0] setting.</b> 1 Enable RES[3:0] setting.								
	RES_EN				-						
	RES_EN 	=		S[3:0] settin	-						
		=	1 Enable RE	S[3:0] settin 5 CPI	-						
		= [] =	1 Enable RE 0b0001: 12:	S[3:0] settin 5 CPI 0 CPI	-						
		= [] = = = =	1 Enable RE 0b0001: 12: 0b0010: 250 0b0011: 37: 0b0100: 500	S[3:0] settin 5 CPI 0 CPI 5 CPI 0 CPI 0 CPI	-						
		= = = = = =	1 Enable RE 0b0001: 12: 0b0010: 25: 0b0011: 37: 0b0100: 50: 0b0101: 62:	55[3:0] settin 5 CPI 0 CPI 5 CPI 5 CPI 0 CPI 5 CPI	-						
		= [] = = = = = =	1 Enable RE 0b0001: 129 0b0010: 250 0b0011: 379 0b0100: 500 0b0101: 629 0b0110: 750	5[3:0] settin 5 CPI 0 CPI 5 CPI 0 CPI 5 CPI 5 CPI 0 CPI	-						
		= = = = = = = =	1 Enable RE 0b0001: 12: 0b0010: 250 0b0011: 37: 0b0100: 500 0b0101: 62: 0b0110: 750 0b0111: 87:	5[3:0] settin 5 CPI 0 CPI 5 CPI 0 CPI 5 CPI 5 CPI 0 CPI 5 CPI	-						
		= = = = = = = = =	1 Enable RE 0b0001: 12: 0b0010: 250 0b0011: 37: 0b0100: 500 0b0110: 62: 0b0110: 750 0b0111: 87: 0b1100: 10	5[3:0] settin 5 CPI 0 CPI 5 CPI 0 CPI 5 CPI 0 CPI 5 CPI 5 CPI 0 <b>0 CPI</b>	-						
		= [] = = = = = = = = = =	1 Enable RE 0b0001: 12: 0b0010: 250 0b0011: 37: 0b0100: 500 0b0101: 62: 0b0110: 750 0b0111: 87:	5[3:0] settin 5 CPI 0 CPI 5 CPI 0 CPI 5 CPI 0 CPI 5 CPI 0 CPI 5 CPI 000 <b>CPI</b> 25 CPI	-						

NOTE: Bit 4 **MUST** be set to '1' before the resolution set in this register takes effect.

Address: 0x0e-0x18

Reserved

Reserved		Addre	ss: 0x1a-0x2	1							
		A status									
LED_DC_Mode Access: Read/\	Nrite		ss: 0x22 Value: 0x00								
	Bit	7	6	5	4	3	2	1	0		
	Field	LM <sub>7</sub>	LM <sub>6</sub>	LM 5	LM <sub>4</sub>	LM <sub>3</sub>	LM <sub>2</sub>	LM 1	LM <sub>0</sub>		
Data Type:	8-Bit u	8-Bit unsigned integer									
USAGE:	Write (	)x80 to this	register to fo	orce LED int	o Always D0	C mode.					
Reserved		Addre	ss: 0x23-0x3	9							
Chip_Reset		Addre	ss: 0x3a								
Access: Write		Reset <b>'</b>	/alue: 0x00								
	Bit	7	6	5	4	3	2	1	0		
	Field	CR <sub>7</sub>	CR <sub>6</sub>	CR 5	CR <sub>4</sub>	CR <sub>3</sub>	CR <sub>2</sub>	CR <sub>1</sub>	CR <sub>0</sub>		
Data Type: USAGE:		nsigned int 0x5a to initia	eger ate chip RES	ET.							
Reserved		Addre	ss: 0x23-0x3	9							
Product_ID2 Access: Read			ss: 0x3e Value: 0x26								
	Bit	7	6	5	4	3	2	1	0		
	Field	PID <sub>7</sub>	PID <sub>6</sub>	PID 5	PID <sub>4</sub>	PID 3	PID <sub>2</sub>	PID <sub>1</sub>	PID 0		
Data Type:	8-Bit u	nsigned inte	eger								
USAGE:			ins a unique be used to v						register c		

Inv_Rev_ID Access: Read				ress: 0x3f et Value: 0xf	e				
	Bit	7	6	5	4	3	2	1	0
	Field	RRID <sub>7</sub>	RRID <sub>6</sub>	RRID <sub>5</sub>	RRID <sub>4</sub>	RRID <sub>3</sub>	RRID <sub>2</sub>	RRID <sub>1</sub>	RRID <sub>0</sub>
Data Type:	8-Bit u	nsigned inte	eger						
USAGE:	This re	gister contai	ins the inver	rse of the re	vision ID wh	nich is locate	ed at registe	r 0x01	
Reserved		Addres	s: 0x40-0x62	2					
Notion_Burst		Addres	s: 0x63						
Access: Read		Reset V	alue: 0x00						
	Bit	7	6	5	4	3	2	1	0
	Field	MB <sub>7</sub>	MB <sub>6</sub>	MB <sub>5</sub>	MB <sub>4</sub>	MB <sub>3</sub>	MB <sub>2</sub>	MB <sub>1</sub>	MB <sub>0</sub>
Data Type:	Variou	S.							
USAGE:	SQUAL at this	rom this regi ., Shutter_Uj point, the ii uously retur	oper, Shutte nternal add	er_Lower, M ress counte	aximum_Pix r stops incre	xel and Pixe ementing a	l_Sum. If the nd Pixel Sur	e burst is no	ot termina

For product information and a complete list of distributors, please go to our website: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2008 Avago Technologies. All rights reserved. AV02-1045EN - October 23, 2008

