

FLAT-BASE TYPE




APPLICATION

Acoustic noise-less 1.5kW/AC400V Class 3 Phase inverter and other motor control applications.





FLAT-BASE TYPE INSULATED TYPE



(Fig. 2)

MAXIMUM RATINGS (Tj = 25°C) INVERTER PART (Including Brake Part)

Symbol	Item	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	900	V
VCC(surge)	Supply voltage (surge)	Applied between P-N, Surge-value	1000	V
VP or VN	Each output IGBT collector-emitter static voltage	1200	V	
VP(S) or VN(S)	Each output IGBT collector-emitter surge voltage Applied between P-U, V, W, Br or U, V, W, Br-N		1200	V
±lc(±lcp)	Each output IGBT collector current Tc = 25°C		±15 (±30)	A
lc(lcp)	Brake IGBT collector current		5 (10)	А
IF(IFP)	Brake diode anode current	Note : "()" means IC peak value	5 (10)	А

CONTROL PART

Symbol	Item	Item Condition		Unit
Vdh, Vdb	Supply voltage	Applied between VDH-GND, CBU+-CBU–, CBV+-CBV–, CBW+-CBW–	20	V
Vdl	Supply voltage	Applied between VDL-GND	7	V
VCIN	Input signal voltage	Applied between UP \cdot VP \cdot WP \cdot UN \cdot VN \cdot WN \cdot Br-GND	-0.5 ~ Vdl+0.5	V
Vfo	Fault output supply voltage	Applied between F01 · F02 · F03-GND	-0.5 ~ 7	V
IFO	Fault output current	Sink current of F01 · F02 · F03	15	mA
VCL	Current-limit warning output voltage	Applied between CL-GND	-0.5 ~ 7	V
ICL	CL output current	Sink current of CL	15	mA
Ico	Analogue-current-signal output current	Sink current of CU · CV · CW	±1	mA



FLAT-BASE TYPE INSULATED TYPE

TOTAL SYSTEM

Symbol	Item	Condition	Ratings	Unit
Tj	Junction temperature	(Note 2)	-20 ~ +125	°C
Tstg	Storage temperature	—	-40 ~ +125	°C
Тс	Module case operating temperature	(Fig. 3)	-20 ~ +100	°C
Viso	Isolation voltage	60 Hz sinusoidal AC for 1 minute, between all terminals and base plate.	2500	Vrms
_	Mounting torque	Mounting screw: M3.5	0.78 ~ 1.27	N∙m

Note 2) : The item defines the maximum junction temperature for the power elements (IGBT/Diode) of the ASIPM to ensure safe operation. However, these power elements can endure instantaneous junction temperature as high as 150°C. To make use of this additional temperature allowance, a detailed study of the exact application conditions is required and, accordingly, necessary information is to be provided before use.

CASE TEMPERATURE MEASUREMENT POINT (3mm from the base surface)



(Fig. 3)

THERMAL RESISTANCE

Symbol	ltom	Condition	Ratings			Unit
	Item	Condition	Min.	Тур.	Max.	Unit
Rth(jc)Q	Junction to case Thermal Resistance	Inverter IGBT (1/6)	—	—	1.9	°C/W
Rth(jc)F		Inverter FWDi (1/6)	—	—	5.3	°C/W
Rth(jc)QB		Brake IGBT	—	—	3.0	°C/W
Rth(jc)FB		Brake FWDi		—	7.3	°C/W
Rth(c-f)	Contact Thermal Resistance	Case to fin, thermal grease applied (1 Module)	—	—	0.040	°C/W

ELECTRICAL CHARACTERISTICS (Tj = 25°C, VDH = 15V, VDB = 15V, VDL = 5V unless otherwise noted)

Cumhal	lte	Or a dition		Ratings		Unit
Symbol	Item	Condition	Min.	Тур.	Max.	Unit
VCE(sat)	Collector-emitter saturation voltage	VDL = 5V, VDH = VDB = 15V Input = ON, Tj = 25°C, Ic = 15A		_	3.6	V
VEC	FWDi forward voltage	$Tj = 25^{\circ}C$, $Ic = -15A$, Input = OFF		—	3.5	V
VCE(sat)Br	Brake IGBT Collector-emitter saturation voltage	VDL = 5V, VDH = 15V Input = ON, Tj = 25°C, Ic = 5A		_	3.6	V
VFBr	Brake diode forward voltage	tage Tj = 25°C, IF = 5A, Input = OFF		—	3.5	V
ton		1/2 Bridge inductive, Input = ON	0.3	1.2	2.0	μs
tc(on)	Switching times	Vcc = 600V, lc = 15A, Tj = 125°C	_	0.5	1.4	μs
toff		Vdl = 5V, Vdh = 15V, Vdb = 15V	_	2.2	4.0	μs
tc(off)		Note : ton, toff include delay time of the internal control	—	0.9	1.6	μs
trr	FWD reverse recovery time	circuit.	—	0.2	—	μs
(0	Short circuit endurance (Output, Arm, and Load, Short Circuit Modes)	Vcc \leq 800V, Input = ON (One-Shot) Tj = 125°C start 13.5V \leq VDH = VDB = \leq 16.5V	 No destruction Fo output by protection operation 			
		$Vcc \le 800V$, $Tj \le 125^{\circ}C$,	No destruction			
	Switching SOA	Ic < IOL(CL) operation level, Input = ON,	No protecting operation			
Ірн		$13.5V \le VDH = VDB = \le 16.5V$	No Fo output			
	VDH Circuit Current	VDL = 5V, VDH = 15V, VCIN = 5V			150	mA
IDL	VDL Circuit Current	VDL = 5V, VDH = 15V, VCIN = 5V	_		50	mA
Vth(on)	Input on threshold voltage		0.8	1.4	2.0	V
Vth(off)	Input off threshold voltage		2.5	3.0	4.0	V
Ri	Input pull-up resistor	Integrated between input terminal-VDH	-	150		kΩ



FLAT-BASE TYPE INSULATED TYPE

	Item		Condition		Ratings					
Symbol					Min.	Тур.	Max.	Unit		
fpwm	PWM input free	quency		Tc ≤ 100°C, Tj ≤ 125°C			2	—	15	kHz
txx	Allowable input on-pulse width		Vdh = 15V, Vdl =	= 5V, TC = -20°C ~ +100°C	Note 3)	2	_	500	μs	
tdead	Allowable input s for blocking arm			Relates to corres Tc = -20° C ~ +1	ponding inputs (Except br 00°C	ake part)	4.0	_	_	μs
tint	Input inter-lock sensing		ıg	Relates to corres	ponding inputs (Except br	ake part)	_	65	100	ns
Vco				lc = 0A	VDH = 15V		1.87	2.27	2.57	V
VC+(200%)	Analogue signa	al linea	rity with	IC = IOP(200%)	VDL = 5V		0.77	1.17	1.47	V
VC-(200%)	output current		IC = -IOP(200%)	Tc = −20 ~ 100°C	(Fig.4)	2.97	3.37	3.67	V	
ΔVco	Offset change are	ea vs ter	nperature	VDH = 15V, VDL =	5V, TC = −20 ~ 100°C		—	15	-	mV
VC+		the state of the	aga limit	Ic > IOP(200%), VE	он = 15V,		_	_	0.7	V
Vc-	Analogue signal ou	utput voit	age limit	VDL = 5V		(Fig. 4)	4.0	_	_	V
ΔVc(200%)	Analogue signa variation	al overa	all linear	VCO-VC±(200%)	VCO-VC±(200%)		_	1.1	_	V
rCH	Analogue signal data hold accuracy		Correspond to m Ic = IOP(200%)	ax. 500µs data hold perio	d only, (Fig. 5)	-5	_	5	%	
td(read)	Analogue signal reading time		ng time	After input signal	trigger point	(Fig. 8)	_	3	_	μs
ICL(H)	Signal output	t cur-	Idle	0			_	_	1	μΑ
ICL(L)	rent of CL ope	ration	Active	Open collector onput		_	1	_	mA	
±IOL	CL warning operation level		level	Vdl = 5V, Vdh =	15V, Tc = –20 ~ 100°C	(Note 4)	12.90	15.61	19.68	A
SC	Short circuit cu	irrent tr	ip level	Tj = 25°C	(Fig	. 7), (Note 5)	21.70	38.00	55.10	A
OT	Over tenperature	Trip	level				100	110	120	°C
OTr	protection	Res	et level	VDL = 5V, VDH = 15V		—	90	-	°C	
UVdb		Trip	level		10.0	11.0	12.0	V		
UVDBr		Res	et level				10.5	11.5	12.5	V
UVdh	Supply circuit	Trip	level	Tc = -20°C ~ +1	00°C		11.05	12.00	12.75	V
UVDHr	- over voltade	Res	et level				11.55	12.50	13.25	V
OVdh		Trip	level	Tj ≤ 125°C		18.00	19.20	20.15	V	
OVDHr	Reset level		1		16.50	17.50	18.65	V		
tdv		Filte	r time				_	10	_	μs
IFO(H)	Fault output cu	irront	Idle				—	—	1	μA
IFO(L)		anent	Active	Open collector output		_	1		mA	

(Note 3) : (a) Allowable minimum input on-pulse width : This item applies to P-side circuit only.

(b) Allowable maximum input on-pulse width : This item applies to both P-side and N-side circuits excluding the brake circuit.

(Note4) : CL output : The "current limit warning (CL) operation circuit outputs warning signal whenever the arm current exceeds this limit. The circuit is reset automatically by the next input signal and thus, it operates on a pulse-by-pulse scheme.

(Note5) : The short circuit protection works instantaneously when a high short circuit current flows through an internal IGBT rising up momentarily. The protection function is, thus meant primarily to protect the ASIPM against short circuit distraction. Therefore, this function is not recommended to be used for any system load current regulation or any over load control as this might, cause a failure due to excessive temperature rise. Instead, the analogue current output feature or the over load warning feature (CL) should be appropriately used for such current regulation or over load control operation. In other words, the PWM signals to the ASIPM should be shut down, in principle, and not to be restarted before the junction temperature would recover to normal, as soon as a fault is feed back from its Fo1 pin of the ASIPM indicating a short circuit situation.

RECOMMENDED CONDITIONS

Symbol	No	Condition		Ratings	Unit	
	Item Condition	Min.	Тур.	Max.	Unit	
Vcc	Supply voltage	Applied between P-N		600	800	V
Vdh, Vdb	Control supply voltage	Applied between VDH-GND, CBU+-CBU-, CBV+-CBV-, CBW+-CBW-		15.0	16.5	V
Vdl	Control supply voltage	Applied between VDL-GND		5.0	5.2	V
$\Delta VDH, \Delta VDB, \Delta VDL$	VDB, Supply voltage ripple		-1	_	+1	V/µs
VCIN(on)	Input ON voltage		-	—	0.3	V
VCIN(off)	Input OFF voltage		4.8	—	_	V
fpwm	PWM Input frequency	Using application circuit	2	10	15	kHz
tdead	Arm shoot-through blocking time Using application circuit		4.0	_	_	μs



FLAT-BASE TYPE INSULATED TYPE





Fig. 4 OUTPUT CURRENT ANALOGUE SIGNALING


Real load current peak value.(%)(Ic=loX \sqrt{2})

Fig. 5 OUTPUT CURRENT ANALOGUE SIGNALING "DATA HOLD" DEFINITION



Note ; Ringing happens around the point where the signal output voltage changes state from "analogue" to "data hold" due to test circuit arrangement and instrumentational trouble. Therefore, the rate of change is measured at a 5 μs delayed point.


Fig. 6 INPUT INTERLOCK OPERATION TIMING CHART



Note : Input interlock protection circuit ; It is operated when the input signals for any upper-arm / lower-arm pair of a phase are simultaneously in "LOW" level.

By this interlocking, both upper and lower IGBTs of this mal-triggered phase are cut off, and "Fo" signal is outputted. After an "input interlock" operation the circuit is latched. The "Fo" is reset by the high-to-low going edge of either an upper-leg, or a lower-leg input, whichever comes in later.

Fig. 7 TIMING CHART AND SHORT CIRCUIT PROTECTION OPERATION



Note : Short circuit protection operation. The protection operates with "Fo" flag and reset on a pulse-by-pulse scheme. The protection by gate shutdown is given only to the IGBT that senses an overload (excluding the IGBT for the "Brake").



FLAT-BASE TYPE INSULATED TYPE




Fig. 8 INVERTER OUTPUT ANALOGUE CURRENT SENSING AND SIGNALING TIMING CHART.

Fig. 9 START-UP SEQUENCE

Normally at start-up, Fo and CL output signals will be pulled-up High to VDL voltage (OFF level); however, Fo1 output may fall to Low (ON) level at the instant of the first ON input pulse to an N-Side IGBT. This can happen particularly when the boot-strap capacitor is of large size. Fo1 resetting sequence (together with the boot-strap charging sequence) is explained in the following graph





Fig. 10 RECOMMENDED I/O INTERFACE CIRCUIT



a) Boot-strap charging scheme :

Apply a train of short ON pulses at all N-IGBT input pins for adequate charging (pulse width = approx. 20µs number of pulses =10 ~ 500 depending on the boot-strap capacitor size)

b) Fo1 resetting sequence:

Apply ON signals to the following input pins : Br \rightarrow Un/Vn/Wn \rightarrow Up/Vp/Wp in that order.

