## Member of the M1IXYZZ Family



## Applications

- Low voltage, high density systems with Intermediate Bus Architectures (IBA)
- Point-of-load regulators for high performance DSP, FPGA, ASIC, and microprocessor applications
- Industrial computing, servers, and storage
- Broadband, networking, optical, and wireless communications systems
- Active memory bus terminators


## Benefits

- Integrates digital power conversion with intelligent power management
- Eliminates the need for external power management components and communication bus
- Completely programmable via pin strapping and one external resistor
- One part that covers all applications
- Reduces board space, system cost and complexity, and time to market


## Features

- RoHS lead free and lead-solder-exempt products are available
- Wide input voltage range: $8 \mathrm{~V}-14 \mathrm{~V}$
- High continuous output current: 5A
- Wide programmable output voltage range: $0.5 \mathrm{~V}-5.5 \mathrm{~V}$
- Output voltage margining
- Overcurrent and overtemperature protections
- Overvoltage and undervoltage protections, and Power Good signal tracking the output voltage setpoint
- Tracking during turn-on and turn-off with guaranteed slew rates
- Sequenced and cascaded modes of operation
- Single-wire line for frequency synchronization between multiple POLs
- Programmable feedback loop compensation
- Enable control
- Flexible fault management and propagation
- Start-up into the load pre-biased up to $100 \%$
- Current sink capability
- Industry standard size through-hole single-in-line package: 1.2"x0.26"
- Low height of 0.84 "
- Wide operating temperature range: 0 to $70^{\circ} \mathrm{C}$
- UL60950 recognized, CSA C22.2 No. 60950-00 certified, and TUV EN60950-1:2001 certified (pending)


## Description

Power-One's point-of-load converters are recommended for use with regulated bus converters in an Intermediate Bus Architecture (IBA). The ZY2105 is an intelligent, fully programmable step-down point-of-load DC-DC module integrating digital power conversion and power management. The ZY2105 completely eliminates the need for external components for sequencing, tracking, protection, monitoring, and reporting. Performance parameters of the ZY2105 are programmable by pin strapping and an external resistor and can be changed by the user at any time during product development and service without a need for a communication bus.

## Reference Documents

No-Bus ${ }^{\text {TM }}$ POL Converters. Application Note<br>Z-One ${ }^{\circledR}$ POL Converters. Eutectic Solder Process Application Note<br>Z-One ${ }^{\circledR}$ POL Converters. Lead-Free Process Application Note

Changing the Shape of Power

## 1. Ordering Information

| ZY | 21 | 05 | y | - | zz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Product family: Z-One Module | Series: <br> No-Bus POL Converter | Output Current: 5A | RoHS compliance: <br> No suffix - RoHS compliant with Pb solder exemption ${ }^{1}$ <br> G - RoHS compliant for all six substances | Dash | Packaging Option ${ }^{2}$ : R1 - 48 pcs Tray Q1 - 1 pc sample for evaluation only |

${ }^{1}$ The solder exemption refers to all the restricted materials except lead in solder. These materials are Cadmium (Cd), Hexavalent chromium (Cr6+), Mercury (Hg), Polybrominated biphenyls (PBB), Polybrominated diphenylethers (PBDE), and Lead (Pb) used anywhere except in solder.
${ }^{2}$ Packaging option is used only for ordering and not included in the part number printed on the POL converter label.
Example: ZY2105G-R3: A 48-piece tray of RoHS compliant POL converters. Each POL converter is labeled ZY2105G.

## 2. Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect longterm reliability, and cause permanent damage to the POL converter.

| Parameter | Conditions/Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | Controller Case Temperature | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |
| Input Voltage | $250 m s$ Transient |  | 15 | VDC |

3. Environmental and Mechanical Specifications

| Parameter | Conditions/Description | Min | Nom | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Ambient Temperature Range |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature (Ts) |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Weight |  |  |  | 6 | grams |
| Operating Vibration (sinusoidal) | Frequency Range Magnitude Sweep Rate Repetitions in each axis (Min-Max-Min Sweep) | $\begin{gathered} 5 \\ 0.5 \\ 1 \\ 2 \end{gathered}$ |  | 500 | Hz G oct/min sweeps |
| Non-Operating Shock (half sine) | Acceleration Duration Number of shocks in each axis | $\begin{aligned} & 50 \\ & 11 \\ & 10 \end{aligned}$ |  |  | $\begin{gathered} \mathrm{G} \\ \mathrm{~ms} \end{gathered}$ |
| MTBF | Calculated Per Telcordia Technologies SR-332 | TBD |  |  | MHrs |
| Peak Reflow Temperature | ZY2105 |  |  | 220 | ${ }^{\circ} \mathrm{C}$ |
| Peak Reflow Temperature | ZY2105G |  | 245 | 260 | ${ }^{\circ} \mathrm{C}$ |
| Lead Plating | ZY2105 and ZY2105G | 100\% Matte Tin |  |  |  |
| Moisture Sensitivity Level | JEDEC J-STD-020C | 3 |  |  |  |

Changing the Shape of Power

## 4. Electrical Specifications

Specifications apply at the input voltage from 8 V to 14 V , output load from 0 to 5 A , ambient temperature from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, output capacitance consisting of $3 \times 22 \mu \mathrm{~F}$ ceramics and a $47 \mu \mathrm{~F}$ tantalum, and the CCA=0 unless otherwise noted.

### 4.1 Input Specifications

| Parameter | Conditions/Description | Min | Nom | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ |  | 8 |  | 14 | VDC |
| Undervoltage Lockout Threshold | Ramping Up |  | 7.2 |  | VDC |
|  |  | 6.8 |  | VDC |  |
| Input Current | $\mathrm{V}_{\mathbb{1}}=12 \mathrm{~V}$, POL is OFF |  | 19 |  | mADC |
| Maximum Input Current | $\mathrm{V}_{\mathbb{1}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5.5 \mathrm{~V}$ |  |  | 3.7 | ADC |

### 4.2 Output Specifications

| Parameter | Conditions/Description | Min | Nom | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Current (lout) | $\mathrm{V}_{\text {In min }}$ to $\mathrm{V}_{\text {In max }}$ | $-5^{1}$ |  | 5 | ADC |
| Output Voltage Range (Vout) | Programmable with a resistor between TRIM and MARGIN pins Default (no resistor) | 0.5 | 0.5 | 5.5 | $\begin{aligned} & \hline \text { VDC } \\ & \text { VDC } \end{aligned}$ |
| Output Voltage Setpoint Accuracy ${ }^{2}$ | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, lout $=0.5^{*}$ lout $_{\text {OAX }}$, room temperature | $\pm 1.5 \%$ or 20 mV whichever is greater |  |  | \%Vout |
| Line Regulation ${ }^{2}$ | $\mathrm{V}_{\text {IN min }}$ to $\mathrm{V}_{\text {In max }}$ |  | $\pm 0.5$ |  | \%V ${ }_{\text {Out }}$ |
| Load Regulation ${ }^{2}$ | 0 to lout max |  | $\pm 0.5$ |  | \%V ${ }_{\text {out }}$ |
| Dynamic Regulation Peak Deviation Settling Time | $50 \%$ - 100\% - 50\% load step, Slew rate $2.5 \mathrm{~A} / \mu \mathrm{s}$, to $10 \%$ of peak deviation |  | $\begin{gathered} 100 \\ 60 \end{gathered}$ |  | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~s} \end{gathered}$ |
| Output Voltage Peak-to-Peak Ripple and Noise $B W=20 \mathrm{MHz}$ Full Load | $\begin{aligned} & V_{\text {IN }}=12 \mathrm{~V}, V_{\text {OUT }} \leq 1.0 \mathrm{~V} \\ & V_{\text {IN }}=12 \mathrm{~V}, V_{\text {OUT }}=2.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.0 \mathrm{~V} \end{aligned}$ |  | 15 20 25 |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Efficiency $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ <br> Full Load <br> Room temperature | $\begin{aligned} & V_{\text {OUT }}=0.5 \mathrm{~V} \\ & V_{\text {OUT }}=0.75 \mathrm{~V} \\ & \text { V OUT }=1.0 \mathrm{~V} \\ & \text { V OUT }=1.2 \mathrm{~V} \\ & \text { V Out }=1.8 \mathrm{~V} \\ & \text { V Out }=2.5 \mathrm{~V} \\ & V_{\text {OUT }}=3.3 \mathrm{~V} \\ & V_{\text {OUT }}=5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 63.2 \\ & 71.5 \\ & 76.8 \\ & 79.8 \\ & 84.8 \\ & 87.9 \\ & 90.0 \\ & 92.4 \end{aligned}$ |  | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| Temperature Coefficient | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$, I IoUT $=0.5 * \mathrm{l}_{\text {OUT }}$ max, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ |  | 60 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Switching Frequency |  | 450 | 500 | 550 | kHz |

[^0]Changing the Shape of Power

### 4.3 Protection Specifications

| Parameter | Conditions/Description | Min | Nom | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Overcurrent Protection |  |  |  |  |  |
| Type |  | Non-Latching, 130ms period |  |  |  |
| Threshold |  |  | 155 |  | \%lout |
| Threshold Accuracy |  | -25 |  | 25 | \%locp.SET |
| Output Overvoltage Protection |  |  |  |  |  |
| Type |  | Latching |  |  |  |
| Threshold | Follows the output voltage setpoint |  | $130^{1}$ |  | $\% \mathrm{~V}_{\text {O.SET }}$ |
| Threshold Accuracy | Measured at $\mathrm{V}_{\text {O.SET }}=2.5 \mathrm{~V}$ | -2 |  | 2 | \%V ${ }_{\text {OVP.SET }}$ |
| Delay | From instant when threshold is exceeded until the turn-off command is generated |  | 6 |  | $\mu \mathrm{s}$ |
| Output Undervoltage Protection |  |  |  |  |  |
| Type |  | Non-Latching, 130ms period |  |  |  |
| Threshold | Follows the output voltage setpoint |  | 75 |  | \% $\mathrm{V}_{\text {O.SET }}$ |
| Threshold Accuracy | Measured at $\mathrm{V}_{\text {O.SET }}=2.5 \mathrm{~V}$ | -2 |  | 2 | \%V ${ }_{\text {UVP.SET }}$ |
| Delay | From instant when threshold is exceeded until the turn-off command is generated |  | 6 |  | $\mu \mathrm{s}$ |
| Overtemperature Protection |  |  |  |  |  |
| Type |  | Non-Latching, 130ms period |  |  |  |
| Turn Off Threshold | Temperature is increasing |  | 120 |  | ${ }^{\circ} \mathrm{C}$ |
| Turn On Threshold | Temperature is decreasing after module was shut down by OTP |  | 110 |  | ${ }^{\circ} \mathrm{C}$ |
| Threshold Accuracy |  | -5 |  | 5 | ${ }^{\circ} \mathrm{C}$ |
| Delay | From instant when threshold is exceeded until the turn-off command is generated |  | 6 |  | $\mu \mathrm{s}$ |
| Power Good Signal (PGOOD pin) |  |  |  |  |  |
| Logic | $V_{\text {OUt }}$ is inside the PG window and stable $V_{\text {out }}$ is outside of the PG window or ramping up/down |  | High <br> Low |  | N/A |
| Lower Threshold | Follows the output voltage setpoint |  | 90 |  | \% $\mathrm{V}_{\text {o.set }}$ |
| Upper Threshold | Follows the output voltage setpoint |  | 110 |  | \% $\mathrm{V}_{\text {o.SET }}$ |
| Delay | From instant when threshold is exceeded until status of PG pin changes |  | 6 |  | $\mu \mathrm{S}$ |
| Threshold Accuracy | Measured at $\mathrm{V}_{\mathrm{O} . \text { SET }}=2.5 \mathrm{~V}$ | -2 |  | 2 | \% $\mathrm{V}_{\text {o.SET }}$ |

[^1]
### 4.4 Feature Specifications

| Parameter | Conditions/Description | Min | Nom | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tracking |  |  |  |  |  |
| Rising Slew Rate | Proportional to SYNC frequency |  | 0.1 |  | V/ms |
| Falling Slew Rate | Proportional to SYNC frequency |  | -0.5 |  | V/ms |
| Enable (EN pin) |  |  |  |  |  |
| EN Pin Polarity |  | Positive (enables the output when EN pin is open or pulled high) |  |  |  |
| EN High Threshold |  | 2.3 |  |  | VDC |
| EN Low Threshold |  |  |  | 1.0 | VDC |
| Open Circuit Voltage |  |  | 3.3 |  | VDC |
| Turn-On Delay | From EN pin changing state to $\mathrm{V}_{\text {OUT }}$ starting to ramp up |  | 0 |  | ms |
| Turn-Off Delay | From EN pin changing state to $\mathrm{V}_{\text {Out }}$ reaching 0 V |  | 11 |  | ms |
| Feedback Loop Compensation (CCA pin) |  |  |  |  |  |
| CCA pin is open | Recommended Cout/ESR range, combination of ceramic + tantalum | $\begin{aligned} & 50 / 5+ \\ & 220 / 40 \end{aligned}$ | $\begin{aligned} & 100 / 5+ \\ & 470 / 40 \end{aligned}$ | $\begin{aligned} & 400 / 5+ \\ & 2000 / 20 \end{aligned}$ | $\mu \mathrm{F} / \mathrm{m} \Omega$ $\mu \mathrm{F} / \mathrm{m} \Omega$ |
| CCA pin is connected to GND | Recommended Cout/ESR range, ceramic | 100/5 | 220/5 | 400/5 | $\mu \mathrm{F} / \mathrm{m} \Omega$ |

Changing the Shape of Power

### 4.5 Signal Specifications

| Parameter | Conditions/Description | Min | Nom | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Internal supply voltage | 3.15 | 3.3 | 3.45 | V |
| SYNC Line |  |  |  |  |  |
| ViL_s | LOW level input voltage | -0.5 |  | $0.3 \times \mathrm{VDD}$ | V |
| ViH_s | HIGH level input voltage | $\begin{aligned} & \hline 0.75 \mathrm{x} \\ & \text { VDD } \end{aligned}$ |  | VDD +0.5 | V |
| Vhyst_s | Hysteresis of input Schmitt trigger | $\begin{aligned} & 0.25 \mathrm{x} \\ & \text { VDD } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.45 \mathrm{x} \\ & \text { VDD } \\ & \hline \end{aligned}$ | V |
| loL_s | LOW level sink current V (SYNC) $=0.5 \mathrm{~V}$ | 14 |  | 60 | mA |
| Ipu_s | Pull-up current source V(SYNC) $=0 \mathrm{~V}$ | 300 |  | 1000 | $\mu \mathrm{A}$ |
| Tr_s | Maximum allowed rise time 10/90\%VDD |  |  | 300 | ns |
| Cnode_s | Added node capacitance |  | 5 | 10 | pF |
| Freq_s | Clock frequency of external SYNC line | 475 |  | 525 | kHz |
| Tsynq | Sync pulse duration | 22 |  | 28 | \% of clock cycle |
| T0 | Data=0 pulse duration | 72 |  | 78 | \% of clock cycle |
| Inputs: CCA, EN, IM |  |  |  |  |  |
| lup_x | Pull-up current source $\mathrm{V}(\mathrm{X})=0$ | 25 |  | 110 | $\mu \mathrm{A}$ |
| ViL_x | LOW level input voltage | -0.5 |  | $0.3 \times \mathrm{VDD}$ | V |
| ViH_x | HIGH level input voltage | $0.7 \times \mathrm{VDD}$ |  | VDD +0.5 | V |
| Vhyst_x | Hysteresis of input Schmitt trigger | $0.1 \times \mathrm{VDD}$ |  | $0.3 \times \mathrm{VDD}$ | V |
| RdnL_x | External pull down resistance pin forced low |  |  | 10 | k $\Omega$ |
| Power Good and OK Inputs/Outputs |  |  |  |  |  |
| lup_PG | Pull-up current source V(PG)=0 | 25 |  | 110 | $\mu \mathrm{A}$ |
| lup_OK | Pull-up current source V(OK) $=0$ | 175 |  | 725 | $\mu \mathrm{A}$ |
| ViL_x | LOW level input voltage | -0.5 |  | $0.3 \times \mathrm{VDD}$ | V |
| ViH_x | HIGH level input voltage | $0.7 \times \mathrm{VDD}$ |  | VDD+0.5 | V |
| Vhyst_x | Hysteresis of input Schmitt trigger | $0.1 \times \mathrm{VDD}$ |  | $0.3 \times \mathrm{VDD}$ | V |
| loL_x | LOW level sink current at 0.5 V | 4 |  | 20 | mA |

## 5. Typical Performance Characteristics

### 5.1 Efficiency Curves



Figure 1. Efficiency vs. Load. Vin=9.6V


Figure 2. Efficiency vs. Load. Vin=12V


Figure 3. Efficiency vs. Output Voltage, Iout=5A


Figure 4. Efficiency vs. Input Voltage. Iout=5A

## ZY2105 5A No-Bus POL Data Sheet

### 5.2 Turn-On Characteristics



Figure 5. Tracking Turn-On.
Vin=12V, Ch1 - V1, Ch2 - V2, Ch3 - V3

### 5.3 Turn-Off Characteristics



Figure 6. Tracking Turn-Off
Vin=12V, Ch1 - V1, Ch2 - V2, Ch3 - V3

### 5.4 Transient Response

The pictures below show the deviation of the output voltage in response to the $50 \%-100 \%-50 \%$ step load at $2.5 \mathrm{~A} / \mathrm{\mu s}$. In all tests the POL converter had a total of $110 \mu \mathrm{~F}$ ceramic and tantalum capacitors connected across the output pins. The speed of the transient response was varied by selecting different CCA settings.


Figure 7. Vin=12V, Vout=5V. CCA=0


Figure 8. Vin=12V, Vout=5V. CCA=1

Changing the Shape of Power


Figure 9. Vin=12V, Vout=1V. CCA=0


Figure 10. Vin=12V, Vout=1V. CCA=1

### 5.5 Thermal Derating Curve



Figure 11. Thermal Derating Curves. Vin=12V, Vout=5V

Changing the Shape of Power
6. Typical Application


Figure 12. Complete Schematic of Application with Three Independent Outputs. Intermediate Bus Voltage is from 8 V to 14 V .
In this application three POL converters are configured to deliver three independent output voltages. Output voltages are programmed with the resistors connected between TRIM and MARGIN pins of individual converters.

POL1 is configured as a master (IM pin is grounded) and all other POL converters are synchronized to the switching frequency of POL1.

All converters are controlled by the common ENABLE signal. Turn-on and turn-off processes of the system are illustrated by pictures in Figure 5 and Figure 6.

## 7. Pin Assignments and Description

$\left.\begin{array}{|c|c|c|c|c|c|}\hline \begin{array}{c}\text { Pin } \\ \text { Name }\end{array} & \begin{array}{c}\text { Pin } \\ \text { Number }\end{array} & \begin{array}{c}\text { Pin } \\ \text { Type }\end{array} & \begin{array}{c}\text { Buffer } \\ \text { Type }\end{array} & \text { Pin Description } & \text { Notes } \\ \hline \text { OK } & 8 & \text { I/O } & \text { PU } & \text { Fault Status } & \begin{array}{c}\text { Connect to OK pin of other Z- POLs. Leave } \\ \text { open, if not used }\end{array} \\ \hline \text { SYNC } & 9 & \text { I/O } & \text { PU } & \begin{array}{c}\text { Frequency Synchronization } \\ \text { Line }\end{array} & \begin{array}{c}\text { Connect to SYNC pin of other Z-POLs or to an } \\ \text { external clock generator }\end{array} \\ \hline \text { PGOOD } & 6 & \text { I/O } & \text { PU } & \text { Power Good } & \text { Master Mode }\end{array} \begin{array}{c}\text { Tie to GND to make the POL the clock master or } \\ \text { leave open to synchronize to external clock }\end{array}\right]$

Legend: I=input, $\mathrm{O}=$ output, $\mathrm{I} / \mathrm{O}=$ input/output, $\mathrm{P}=$ power, $\mathrm{A}=$ analog, $\mathrm{PU}=$ internal pull-up

## 8. Pin and Feature Description

### 8.1 OK, Fault Status

The open drain input/output with the internal pull-up resistor. The POL converter pulls its OK pin low, if a fault occurs. Pulling low the OK input by an external circuitry turns off the POL converter.

### 8.2 SYNC, Frequency Synchronization Line

The bidirectional input/output with the internal pull-up resistor. If the POL converter is configured as a master, the SYNC line propagates clock to other POL converters. If the POL converter is configured as a slave, the internal clock recovery circuit synchronizes to the clock of the SYNC line.

### 8.3 IM, Interleave Mode

The input with the internal pull-up resistor. Pulling the IM pin low configures a POL converter as a master.

### 8.4 PG, Power Good

The open drain input/output with the internal pull-up resistor. The pin is pulled low by the POL converter, if the output voltage is outside of the window defined by the Power Good High and Low thresholds.

Note: See the No-Bus Application Note for recommendations on PG deglitching.

### 8.5 CCA, Compensation Coefficient Address

The input with internal pull-up to select one of 2 sets of digital filter coefficients optimized for different characteristics of output capacitance.

### 8.6 MARGIN, Output Voltage Margining

The output of the 2 V internal voltage reference that is used to program the output voltage of the POL converter.

### 8.7 EN, Enable

The input with the internal pull-up resistor. The POL converter is turned off, when the pin is pulled low

### 8.8 TRIM, Output Voltage Trim

The input of the TRIM comparator for the output voltage programming.

The output voltage can be programmed by a single resistor connected between MARGIN and TRIM pins.

## 9. Application Information

### 9.1 Output Voltage Programming

Resistance of the trim resistor is determined from the equation below:
$R_{\text {TRIM }}=\frac{20 \times\left(5.5-V_{\text {OUT }}\right)}{V_{\text {OUT }}}, \mathrm{k} \Omega$
where $\mathrm{V}_{\text {OUt }}$ is the desired output voltage in Volts.
If the $\mathrm{R}_{\text {TRIM }}$ is open or the TRIM pin is shorted to PGND, the $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$.

### 9.2 Output Voltage Margining

Margining can be implemented by changing the resistance between the REF and TRIM pins.


Figure 13. Margining Configuration
In the schematic shown in Figure 13, the nominal output voltage is set with the trim resistor $\mathrm{R}_{\text {TRIM }}$ calculated from the equation in the paragraph 9.1. Resistors $\mathrm{R}_{\mathrm{Up}}$ and $\mathrm{R}_{\mathrm{DO}}$ and are added to margin the output voltage up and down respectively and determined from the equations below.

$$
\begin{aligned}
& R_{U P}=\frac{20 \times R_{\text {TRIM }}}{20+R_{\text {TRIM }}} \times\left(\frac{5 \times R_{\text {TRIM }}-\Delta V \%}{\Delta V \%}\right), \mathrm{k} \Omega \\
& R_{\text {DOWN }}=\left(20+R_{\text {TRIM }}\right) \times\left(\frac{\Delta V \%}{100-\Delta V \%}\right), \mathrm{k} \Omega
\end{aligned}
$$

Changing the Shape of Power
where $R_{\text {TRIM }}$ is the value of the trim resistor in $k \Omega$ and $\Delta \mathrm{V} \%$ is the absolute value of desired margining expressed in percents of the nominal output voltage.

During normal operation the resistors are removed from the circuit by the switches. The "Margining Down" switch is normally closed shorting the resistor $\mathrm{R}_{\text {Down }}$ while the "Margining Up" switch is normally open disconnecting the resistor $\mathrm{R}_{\mathrm{up}}$.

An alternative configuration of the margining circuit is shown in Figure 14. In the configuration both switches are normally open that may be advantageous in some implementations.


Figure 14. Alternative Margining Configuration
$\mathrm{R}_{\mathrm{up}}$ and $\mathrm{R}_{\text {DOwn }}$ for this configuration are determined from the following equations:

$$
\begin{gathered}
R_{\mathrm{UP}}=\frac{20 \times R_{\text {TRIM }}}{20+R_{\text {TRIM }}} \times\left(\frac{5 \times R_{\text {TRIM }}-\Delta V \%}{\Delta V \%}\right), \mathrm{k} \Omega \\
R_{\text {DOWN }}=\frac{20 \times R_{\text {TRIM }}}{20+R_{\text {TRIM }}} \times\left(\frac{100-\Delta V \%}{\Delta V \%}\right), \mathrm{k} \Omega
\end{gathered}
$$

Caution: Noise injected into the TRIM node may affect accuracy of the output voltage and stability of the POL converter. Always minimize the PCB trace length from the TRIM pin to external components to avoid noise pickup.

Refer to No-Bus ${ }^{T M}$ POL Converters. Application Note on www.power-one.com for more application information on this and other product features.

Changing the Shape of Power
10. Mechanical Drawings


Figure 15. Mechanical Drawing


Figure 16. Recommended Footprint - Top View

## Notes:

1. NUCLEAR AND MEDICAL APPLICATIONS - Power-One products are not designed, intended for use in, or authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the express written consent of the respective divisional president of Power-One, Inc.
2. TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.

[^0]:    ${ }^{1}$ At the negative output current (bus terminator mode) efficiency of the ZY2105 degrades resulting in increased internal power dissipation. Therefore maximum allowable negative current under specific conditions is $20 \%$ lower than the current determined from the derating curves shown in paragraph 5.5
    ${ }^{2}$ Digital PWM has an inherent quantization uncertainty of $\pm 6.25 \mathrm{mV}$ that is not included in the specified static regulation parameters.

[^1]:    ${ }^{1}$ Minimum OVP threshold is 1.0 V

