2.5 Amp Output Current IGBT Gate Drive Optocoupler

## Data Sheet

RoHS 6 fully compliant options available; $-x x x E$ denotes a lead-free product

## Description

The ACPL-H342/ACPL-K342 contains an AIGaAs LED, which is optically coupled to an integrated circuit with a power output stage. This optocoupler is ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and high peak output current supplied by this optocoupler make it ideally suited for direct driving IGBT with ratings up to 1200V/150A. For IGBTs with higher ratings, the ACPL-H342/ACPL-K342 can be used to drive a discrete power stage which drives the IGBT gate. The ACPL-H342 and ACPL-K342 have the highest insulation voltage of $\mathrm{V}_{\text {IORM }}=891$ Vpeak and 1140Vpeak respectively in the IEC/ EN/DIN EN 60747-5-5.

Functional Diagram


Note: Design Note: A $1 \mu \mathrm{~F}$ bypass capacitor must be connected between pins $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{EE}}$.

Truth Table

| LED | $\mathbf{V C C}-\mathbf{V E E}_{\text {EE }}$ <br> "POSITIVE GOING" <br> (i.e., TURN-ON) | $\mathbf{V C C}-\mathbf{V}_{\text {EE }}$ <br> "NEGATIVE GOING" <br> (i.e., TURN-0FF) | $\mathbf{V}_{\mathbf{0}}$ | V $_{\text {CLAMP }}$ |
| :--- | :---: | :---: | :---: | :---: |
| OFF | $0-30 \mathrm{~V}$ | $0-30 \mathrm{~V}$ | LOW | LOW |
| ON | $0-10 \mathrm{~V}$ | $0-9 \mathrm{~V}$ | LOW | LOW |
| ON | $10-13.5 \mathrm{~V}$ | $9-12 \mathrm{~V}$ | TRANSITION | TRANSITION |
| ON | $13.5-30 \mathrm{~V}$ | $12-30 \mathrm{~V}$ | HIGH | Hi-Z |

## Features

- 2.5 A Maximum Peak Output Current
- 2.0A Minimum Peak Output Current
- Built-in Active Miller Clamp
- Rail-to-Rail Output Voltage
- Fast Propagation Delay to minimize Dead Time
- tphl $^{\text {< } \text { tplh } \text { to provide "Anti-Cross"Conduction }}$
- LED input threshold current hysteresis
- $I_{C C}=2.5 \mathrm{~mA}$ Maximum Supply Current to allow bootstrap power supply
- Under Voltage Lock-Out Protection (UVLO) with Hysteresis
- $40 \mathrm{kV} / \mu \mathrm{s}$ Minimum Common Mode Rejection (CMR) at $\mathrm{V}_{\mathrm{CM}}=1500 \mathrm{~V}$
- Wide Operating $\mathrm{V}_{\mathrm{CC}}$ Range: 15 to 30 Volts
- Industrial Temperature Range: $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$
- Safety Approval:
- UL Recognized 3750/5000 V RMS for 1 min .
- CSA
- IEC/EN/DIN EN 60747-5-5 V ${ }^{\text {IORM }}=891 / 1140$ Vpeak


## Applications

- IGBT/MOSFET Gate Drive
- AC and Brushless DC Motor Drives
- Renewable Energy Inverters
- Industrial Inverters
- Switching Power Supplies


## Ordering Information

ACPL-H342 is UL Recognized with 3750 V $_{\text {RMS }}$ for 1 minute per UL1577.
ACPL-K342 is UL Recognized with 5000 V $_{\text {RMS }}$ for 1 minute per UL1577.

| Part number | Option <br> (RoHS Compliant) | Package | Surface <br> Mount |  <br> Reel | UL $5000 \mathrm{~V}_{\text {RMS }} / 1$ Minute rating | $\begin{gathered} \text { IEC/EN/DIN EN } \\ 60747-5-5 \end{gathered}$ | Quantity |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACPL-H342 | -000E | $\begin{gathered} \text { Stretched } \\ \text { SO-8 } \end{gathered}$ | X |  |  |  | 80 per tube |
|  | -500E |  | X | X |  |  | 1000 per reel |
|  | -060E |  | X |  |  | X | 80 per tube |
|  | -560E |  | X | X |  | X | 1000 per reel |
| ACPL-K342 | -000E | $\begin{aligned} & \text { Stretched } \\ & \text { SO-8 } \end{aligned}$ | X |  | X |  | 80 per tube |
|  | -500E |  | X | X | X |  | 1000 per reel |
|  | -060E |  | X |  | X | X | 80 per tube |
|  | -560E |  | X | X | X | X | 1000 per reel |

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

## Example 1:

ACPL-H342-560E to order product of Stretched SO-8 Surface Mount package in Tape and Reel packaging with IEC/EN/ DIN EN 60747-5-5 Safety Approval and RoHS compliant.

## Example 2:

ACPL-K342-000E to order product of Stretched SO-8 Surface Mount package in Tube packaging with UL $5000 \mathrm{~V}_{\mathrm{RMS}} / 1$ minute and RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

## Package Outline Drawings

ACPL-H342 Outline Drawing


## ACPL-K342 Outline Drawing



## Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non- Halide Flux should be used.

## Regulatory Information

The ACPL-H342 / ACPL-K342 is approved by the following organizations:

## UL

Recognized under UL 1577, component recognition program up to $\mathrm{V}_{\text {ISO }}=3750 \mathrm{~V}_{\text {RMS }}$ (ACPL-H342) and $\mathrm{V}_{\mathrm{ISO}}=5000 \mathrm{~V}_{\mathrm{RMS}}$ (ACPL-K342), File 55361

## CSA

CSA Component Acceptance Notice \#5, File CA 88324
IEC/EN/DIN EN 60747-5-5 (ACPL-H342/K342 Option 060 Only)
Maximum Working Insulation Voltage Viorm $=891 \mathrm{~V}_{\text {peak }}(\mathrm{ACPL}-\mathrm{H} 342)$ and Viorm $=1140 \mathrm{~V}_{\text {peak }}(\mathrm{ACPL}-\mathrm{K} 342)$

Table 1. IEC/EN/DIN EN 60747-5-5 Insulation Characteristic** (ACPL-H342 / ACPL-K342 Option 060)

| Description | Symbol | ACPL-H342 <br> Option 060 | ACPL-K342 <br> Option 060 | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation classification per DIN VDE 0110/1.89, Table 1 |  |  |  |  |
| for rated mains voltage $\leq 150 \mathrm{~V}_{\text {rms }}$ |  | I-IV | I-IV |  |
| for rated mains voltage $\leq 300 \mathrm{~V}_{\text {rms }}$ |  | I-IV | I-IV |  |
| for rated mains voltage $\leq 450 \mathrm{~V}_{\text {rms }}$ |  | I- III | I-IV |  |
| for rated mains voltage $\leq 600 \mathrm{~V}_{\text {rms }}$ |  | I - III | I-IV |  |
| for rated mains voltage $\leq 1000 \mathrm{~V}_{\text {rms }}$ |  |  | I - III |  |
| Climatic Classification |  | 55/100/21 | 55/100/21 |  |
| Pollution Degree (DIN VDE 0110/1.89) |  | 2 | 2 |  |
| Maximum Working Insulation Voltage | VIORM | 891 | 1140 | $\mathrm{V}_{\text {peak }}$ |
| Input to Output Test Voltage, Method b* <br> $V_{\text {IORM }} \times 1.875=V_{\text {PR, }} 100 \%$ Production Test with $t_{m}=1 \mathrm{sec}$, Partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1671 | 2137 | $V_{\text {peak }}$ |
| Input to Output Test Voltage, Method a* <br> $V_{\text {IORM }} \times 1.6=V_{\text {PR }}$, Type and Sample Test, $\mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, Partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1426 | 1824 | $V_{\text {peak }}$ |
| Highest Allowable Overvoltage* <br> (Transient Overvoltage $\mathrm{t}_{\mathrm{ini}}=60 \mathrm{sec}$ ) | VIOTM | 6000 | 8000 | $V_{\text {peak }}$ |
| Safety-limiting values - maximum values allowed in the event of a failure, also see Figure 37. |  |  |  |  |
| Case Temperature | TS | 175 | 175 | ${ }^{\circ} \mathrm{C}$ |
| Input Current | Is, InPuT | 230 | 230 | mA |
| Output Power | $\mathrm{P}_{\text {S, OUTPUT }}$ | 600 | 600 | mW |
| Insulation Resistance at $\mathrm{T}_{\mathrm{S}}, \mathrm{V}_{1 \mathrm{O}}=500 \mathrm{~V}$ | RS | $>10^{9}$ | $>10^{9}$ | $\Omega$ |
| * Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/ DIN EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles. |  |  |  |  |
| Note: <br> These optocouplers are suitable for "safe electrical isolation" only within the safety limit da means of protective circuits. Surface mount classification is Class A in accordance with CECC | Maintenan 802. | of the safe | ata shall be | sured by |

Table 2. Insulation and Safety Related Specifications

| Parameter | Symbol | ACPL-H342 | ACPL-K342 | Units | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Minimum External Air Gap <br> (Clearance) | $\mathrm{L}(101)$ | 7.0 | 8.0 | mm | Measured from input terminals to output <br> terminals, shortest distance through air. |
| Minimum External Tracking <br> (Creepage) | $\mathrm{L}(102)$ | 8.0 | 8.0 | mm | Measured from input terminals to output <br> terminals, shortest distance path along body. |
| Minimum Internal Plastic Gap <br> (Internal Clearance) | 0.08 | 0.08 | mm | Through insulation distance conductor to <br> conductor, usually the straight line distance <br> thickness between the emitter and detector. |  |
| Tracking Resistance <br> (Comparative Tracking Index) | CTI | $>175$ | $>175$ | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group | IIIa | IIIa |  | Material Group (DIN VDE 0110, 1/89, Table 1) |  |

Notes:

1. All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

Table 3. Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{S}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |  |
| Output IC Junction Temperature | $\mathrm{T}_{J}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |
| Average Input Current | $\mathrm{IF}_{\text {( }}^{\text {(VVG) }}$ |  | 25 | mA | 1 |
| Peak Transient Input Current (<1 $\mu$ s pulse width, 300pps) | $\mathrm{IF}_{\text {(TRAN })}$ |  | 1 | A |  |
| Reverse Input Voltage | $\mathrm{V}_{\mathrm{R}}$ |  | 5 | V |  |
| "High" Peak Output Current | ІОН(PEAK) |  | 2.5 | A | 2 |
| "Low" Peak Output Current | IOL(PEAK) |  | 2.5 | A | 2 |
| Peak Clamp Sink Current | ICLAMP |  | 2.5 | A | 2 |
| Total Output Supply Voltage | $\left(\mathrm{V}_{\text {CC }}-\mathrm{V}_{\mathrm{EE}}\right)$ | 0 | 35 | V |  |
| Input Current (Rise/Fall Time) | $\mathrm{tr}_{\mathrm{r}}(\mathrm{N}) / \mathrm{tf}_{\mathrm{f}(\mathrm{IN})}$ |  | 500 | ns |  |
| Output Voltage | $\mathrm{V}_{\text {O(PEAK) }}$ | -0.5 | $\mathrm{V}_{\text {cc }}$ | V |  |
| Output IC Power Dissipation | Po |  | 210 | mW | 3 |
| Total Power Dissipation | $\mathrm{P}_{\mathrm{T}}$ |  | 255 | mW | 4 |
| Lead Solder Temperature | $260^{\circ} \mathrm{C}$ for 10 sec., 1.6 mm below seating plane |  |  |  |  |

Table 4. Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units | Note |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |  |
| Output Supply Voltage | $\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)$ | 15 | 30 | V |  |
| Input Current (ON) | $\mathrm{I}_{\mathrm{F}(\mathrm{ON})}$ | 7 | 16 | mA |  |
| Input Voltage (OFF) | $\mathrm{V}_{\mathrm{F}(\mathrm{OFF})}$ | -3.6 | 0.8 | V |  |

## Table 5. Electrical Specifications (DC)

Unless otherwise noted, all typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=$ Ground; all Minimum/Maximum specifications are at Recommended Operating Conditions ( $\mathrm{T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=7$ to $16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{F}(\mathrm{OFF})}=-3.6$ to $0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ 15 to $30 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=$ Ground).

| Parameter | Symbol | Min. | Typ. | Max. | Units | Test Conditions | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Peak Output Current | IOH | -0.5 | -1.2 |  | A | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}-4$ | 3,4,23 | 5 |
|  |  | -2.0 |  |  | A | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}-15$ |  | 2 |
| Low Level Peak Output Current | loL | 0.5 | 2.7 |  | A | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{EE}}+2.5 \mathrm{~V}$ | 6,7,24 | 5 |
|  |  | 2.0 |  |  | A | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{EE}}+15 \mathrm{~V}$ |  | 2 |
| High Output Transistor RDS(ON) | RDS,OH |  | 2.6 | 5.0 | $\Omega$ | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~A}$ | 8 |  |
| Low Output Transistor RDS(ON) | RDS,OL |  | 0.8 | 2.0 | $\Omega$ | $\mathrm{loL}=2.0 \mathrm{~A}$ | 9 |  |
| Clamp Output Peak Current | ICLAMP | 1.0 | 2.5 |  | A | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{EE}}+2.5$ | $\begin{aligned} & 14,16, \\ & 27 \end{aligned}$ | 2 |
| Clamp Pin Threshold | $V_{\text {tCLAMP }}$ |  | 2.3 |  | V |  | $\begin{aligned} & 15,16, \\ & 28 \end{aligned}$ |  |
| Clamp Output Transistor RDS(ON) | RDS,CLAMP |  | 0.8 | 2.0 | $\Omega$ | I CLAMP $=1.5 \mathrm{~A}$ |  |  |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {CC }}-2.0$ | $\mathrm{V}_{\text {CC }}-0.80$ |  | V | $\mathrm{l}_{0}=-100 \mathrm{~mA}$ | 2,4, 25 | 6,7 |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\text {cc }}$ |  | V | $\mathrm{l}_{\mathrm{O}}=0 \mathrm{~mA}, \mathrm{IF}_{\mathrm{F}}=10 \mathrm{~mA}$ | 1 |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ |  | 0.07 | 0.25 | V | $\mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}$ | 5,7,26 |  |
| High Level Supply Current | ICCH |  | 1.68 | 2.5 | mA | $\begin{aligned} & \mathrm{R}_{\mathrm{g}}=10 \Omega, \\ & \mathrm{C}_{\mathrm{g}}=25 \mathrm{nF}, \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}, \end{aligned}$ | 10, 11 |  |
| Low Level Supply Current | $\mathrm{I}_{\text {CCL }}$ |  | 2.0 | 2.5 | mA | $\begin{aligned} & \mathrm{R}_{\mathrm{g}}=10 \Omega, \\ & \mathrm{C}_{\mathrm{g}}=25 \mathrm{nF}, \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA} \end{aligned}$ |  |  |
| Threshold Input Current Low to High | IfLH | 0.5 | 1.5 | 4.0 | mA | $\begin{aligned} & \mathrm{R}_{\mathrm{g}}=10 \Omega \\ & \mathrm{C}_{\mathrm{g}}=25 \mathrm{nF}, \mathrm{~V}_{\mathrm{O}}>5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 12,13, \\ & 29 \end{aligned}$ |  |
| Threshold Input Voltage High to Low | $\mathrm{V}_{\mathrm{FHL}}$ | 0.8 |  |  | V |  |  |  |
| Input Forward Voltage | $V_{F}$ | 1.2 | 1.55 | 1.95 | V | $\mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}$ | 22 |  |
| Temperature Coefficient of Input Forward Voltage | $\Delta V_{F} / \Delta \mathrm{T}_{\mathrm{A}}$ |  | -1.7 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |  |  |
| Input Reverse Breakdown Voltage | $B V_{R}$ | 5 |  |  | V | $\mathrm{I}_{\mathrm{R}}=100 \mu \mathrm{~A}$ |  |  |
| Input Capacitance | $\mathrm{CIN}_{\text {I }}$ |  | 70 |  | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{F}}=0 \mathrm{~V}$ |  |  |
| UVLO Threshold | Vuvlo+ | 10.0 | 12.3 | 13.5 | V | $\mathrm{V}_{\mathrm{O}}>5 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}$ | 30 |  |
|  | VUVLO- | 9.0 | 10.7 | 12.0 |  |  |  |  |
| UVLO Hysteresis | UVLOHYS |  | 1.4 |  |  |  |  |  |

## Table 6. Switching Specifications (AC)

Unless otherwise noted, all typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=30 \mathrm{~V}$, $\mathrm{V}_{\mathrm{EE}}=$ Ground; all Minimum/Maximum specifications are at Recommended Operating Conditions ( $\mathrm{T}_{\mathrm{A}}=-40$ to $105^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{F}(\mathrm{ON})}=7$ to $16 \mathrm{~mA}, \mathrm{~V}_{\mathrm{F}(\mathrm{OFF})}=-3.6$ to $0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ 15 to $30 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=$ Ground).


## Table 7. Package Characteristics

Unless otherwise noted, all typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; all Minimum/Maximum specifications are at Recommended Operating Conditions.

| Parameter | Symbol | Device | Min. | Typ. | Max. | Units | Test Conditions | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input-Output Momentary Withstand Voltage* | VISO | ACPL-H342 | 3750 |  |  | $V_{\text {RMS }}$ | $\begin{aligned} & \mathrm{RH}<50 \%, \\ & \mathrm{t}=1 \mathrm{~min} ., \mathrm{T}_{\mathrm{A}} \end{aligned}$ |  | 8,10 |
|  |  | ACPL-K342 | 5000 |  |  | VRMS | $\begin{aligned} & \text { RH }<50 \%, \\ & t=1 \text { min., } T_{A} \end{aligned}$ |  | 9,10 |
| Input-Output Resistance | $\mathrm{R}_{1-\mathrm{O}}$ |  |  | $>50^{12}$ |  | $\Omega$ | $\mathrm{V}_{\mathrm{I}-\mathrm{O}}=500 \mathrm{~V}_{\mathrm{DC}}$ |  | 10 |
| Input-Output Capacitance | $\mathrm{Cl}_{1-\mathrm{O}}$ |  |  | 0.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |
| LED-to-Ambient Thermal Resistance | $\mathrm{R}_{11}$ |  | 311 |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermal Mod Application N |  |  |
| LED-to-Detector Thermal Resistance | $\mathrm{R}_{12}, \mathrm{R}_{21}$ |  | 111 |  |  |  | Below |  |  |
| Detector-to-Ambient Thermal Resistance | $\mathrm{R}_{22}$ |  | 168 |  |  |  |  |  |  |
| The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or Avago Technologies Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage." |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| 1. Derate linearly above $70^{\circ} \mathrm{C}$ free-air temperature at a rate of $0.3 \mathrm{~mA} /{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |
| 2. Maximum pulse width $=10 \mu \mathrm{~s}$ |  |  |  |  |  |  |  |  |  |
| 3. Derate linearly above $85^{\circ} \mathrm{C}$ free-air temperature at a rate of $5.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$. |  |  |  |  |  |  |  |  |  |
| 4. Derate linearly above $85^{\circ} \mathrm{C}$ free-air temperature at a rate of $6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$. The maximum LED junction temperature should not exceed $125^{\circ} \mathrm{C}$. |  |  |  |  |  |  |  |  |  |
| 6. In this test $\mathrm{V}_{\mathrm{OH}}$ is measured with a dc load current. When driving capacitive loads $\mathrm{V}_{\mathrm{OH}}$ will approach $\mathrm{V}_{\mathrm{CC}}$ as $\mathrm{l}_{\text {OH }}$ approaches zero amps. |  |  |  |  |  |  |  |  |  |
| 7. Maximum pulse width $=1 \mathrm{~ms}$. |  |  |  |  |  |  |  |  |  |
| 8. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 4500$ current limit, $l_{-} 0 \leq 5 \mu \mathrm{~A}$ ). |  |  |  |  |  |  |  |  |  |
| 9. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{Vrms}$ for 1 second (leakage detec current limit, I_-O $\leq 5 \mu \mathrm{~A}$ ). |  |  |  |  |  |  |  |  |  |
| 10. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together. |  |  |  |  |  |  |  |  |  |
| 11. The difference between $t_{\text {PHL }}$ and tPLH between any two ACPL-H342 parts under the same test c 12. Pins 2 and 4 need to be connected to LED common. |  |  |  |  |  |  |  |  |  |
| 13. Common mode transient immunity in the high state is the maximum tolerable $\mathrm{dV}_{\mathrm{CM}} / \mathrm{dt}$ of the common mode pulse, $\mathrm{V}_{\mathrm{CM}}$, to assure that the output will remain in the high state (i.e., $V_{0}>15.0 \mathrm{~V}$ ). |  |  |  |  |  |  |  |  |  |
| 14. Common mode transient immunity in a low state is the maximum tolerable $d V^{C M} / d t$ of the common mode pulse, $\mathrm{V}_{\mathrm{CM}}$, to assure that the output will remain in a low state (i.e., $\mathrm{V}_{\mathrm{O}}<1.0 \mathrm{~V}$ ). |  |  |  |  |  |  |  |  |  |



Figure 1. High Ouput Rail Voltage vs. Temperature.


Figure 3. $\mathrm{I}_{\mathrm{O}}$ Vs. temperature.


## Figure 5. $\mathrm{V}_{0 \mathrm{~L}}$ vs. temperature.



Figure 2. $\mathrm{V}_{\mathrm{OH}}$ vs. temperature.


Figure 4. $\mathrm{I}_{\mathrm{OH}} \mathrm{vs} . \mathrm{V}_{\mathrm{OH}}$.


Figure 6. Iol vs. temperature.


Figure 7. $\mathrm{IOL}_{\mathrm{OL}}$ vs. $\mathrm{V}_{\mathrm{OL}}$


Figure 9. RDs,ol vs. temperature.


Figure 11. Icc vs. Vcc.


Figure 8. $\mathrm{R}_{\mathrm{DS}, \mathrm{OH}}$ vs. temperature.


Figure 10. Icc vs. temperarure.


Figure 12. IFLH hysteresis.


Figure 13. IFLL vs. temperature.


Figure 15. VtcLamp vs. temperature.


Figure 17. Propagation delay vs. VCc.


Figure 14. ICLAMP vs. temperature.


Figure 16. Iclamp vs. Vtclamp.


Figure 18. Propagation delay vs. IF.


Figure 19. Propagation delay vs. temperature.


Figure 21. Propagation delay vs. Cg.


Figure 20. Propagation delay vs. Rg.


Figure 22. Input current vs. forward voltage.


Figure 23. $\mathrm{I}_{\mathrm{OH}}$ test circuit.


Figure 24. IoL test circuit.


Figure 25. $\mathrm{V}_{\text {OH }}$ test circuit.


Figure 26. $\mathrm{V}_{0 \mathrm{~L}}$ test circuit.


Figure 27. ICLAMP test circuit.


Figure 28. V $_{\text {tLLAMP }}$ test circuit.


Figure 29. IfLH test circuit.


Figure 30. UVLO test circuit.


Figure 31. $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\mathrm{PHL}}, \mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}$ test circuit and waveforms.


Figure 32. CMR test circuit with split resistors network and waveforms.

## Application Information

## Product Overview Description

The ACPL-H342/K342 is an optically isolated power output stage capable of driving IGBTs of up to 150 A and 1200 V . It has very high CMR rating which allows the microcontroller and the IGBT to operate at very large common mode noise found in industrial motor drives and other power switching applications. And to achieve better system reliability in such noisy environment, this power control device incorporates new features like Active Miller clamp, Rail-to-Rail output voltage, Anti-cross conduction and LED input current hysteresis.

Active Miller clamp function eliminates the need of negative gate drive in most application and allows the use of simple bootstrap supply for high side driver. Rail-toRail output voltage ensures that the IGBT's gate voltage is driven to the optimum intended level with no power loss across IGBT. Anti-cross conduction prevents current shoot through between the high and low side of half bridge IGBT configuration. This will help to simplify the controller design in terms of having to account for the delay needed at the LED input. And lastly, the LED input current hysteresis prevents output oscillation if insufficient LED driving current is applied. This will eliminates the need of additional Schmitt trigger circuit at the input LED.
This feature rich IGBT gate driver is designed to increase the performance and reliability of a motor drive without the cost, size, and complexity of external circuitry or control.

## Recommended Application Circuit

The recommended application circuit shown in Figure 33 illustrates a typical gate drive implementation using the ACPL-H342. The following describes about driving IGBT. However, it is also applicable to MOSFET. Designers will need to adjust the $\mathrm{V}_{\mathrm{CC}}$ supply voltage, depending on the MOSFET or IGBT gate threshold requirements (Recommended $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}$ for IGBT and 12 V for MOSFET).

The supply bypass capacitors ( $1 \mu \mathrm{~F}$ ) provide the large transient currents necessary during a switching transition. Because of the transient nature of the charging currents, a low current $(2.5 \mathrm{~mA})$ power supply will be enough to power the device. The split resistors across the LED will provide a high CMR response by providing a balanced resistance network across the LED.

The gate resistor $R_{G}$ serves to limit gate charge current and controls the IGBT collector voltage rise and fall times.

In PC board design, care should be taken to avoid routing the IGBT collector or emitter traces close to the ACPL-H342 input as this can result in unwanted coupling of transient signals into ACPL-H342 and degrade performance.


Figure 33. Recommended application circuit with split resistors LED drive and active Miller Clamp.

## Active Miller Clamp

A Miller clamp allows the control of the Miller current during a high $\mathrm{dV} / \mathrm{dt}$ situation. And it can also eliminate the use of a negative supply voltage by quickly discharging the large gate capacitance of IGBT to low level without affecting the IGBT turn-off characteristics. During turn-off, the gate voltage is monitored and the clamp output is activated when gate voltage goes below 2.3 V (relative to $\left.\mathrm{V}_{\mathrm{EE}}\right)$. The clamp voltage is $\mathrm{V}_{\mathrm{OL}}+2.5 \mathrm{~V}$ typ for a Miller current up to 2.5 A . The clamp is disabled when the LED input is triggered again.

AN5314 application note describes how the clamp reduces the parasitic turn-on effect due to the Miller capacitor and at the same time eliminates the need of a negative power supply.

The Miller pin should be connected to $\mathrm{V}_{\mathrm{EE}}$ when not in use.

## Rail-to-Rail Output

Figure 34 shows a typical gate driver's high current output stage with 3 bipolar transistors in darlington configuration. During the output high transition, the output voltage rises rapidly to within 3 diode drops of $\mathrm{V}_{\mathrm{CC}}$. To ensure the $\mathrm{V}_{\text {OUT }}$ is at $\mathrm{V}_{\mathrm{CC}}$ in order to achieve IGBT rated $\mathrm{V}_{\mathrm{CE}(\mathrm{ON})}$ voltage. The level of $\mathrm{V}_{\mathrm{CC}}$ will be need to be raised to beyond $\mathrm{V}_{\mathrm{CC}}+3\left(\mathrm{~V}_{\mathrm{BE}}\right)$ to account for the diode drops. And to limit the output voltage to $\mathrm{V}_{\mathrm{CC}}$, a pull-down resistor, RPULL-DOWN between the output and $V_{E E}$ is recommended to sink a static current while the output is high.

ACPL-H342 uses a power NMOS follower stage to deliver the initial large current and a smaller PMOS to pull it to $\mathrm{V}_{\mathrm{CC}}$ to achieve Rail-to-Rail output voltage as shown in Figure 35. This ensures that the IGBT's gate voltage is driven to the optimum intended level with no power loss across IGBT even when an unstable power supply is used.


Figure 34. Typical gate driver with output stage in darlington configuration


Figure 35. ACPL-H342 with NMOS and PMOS output stage for Rail-to-Rail output voltage

## Selecting the Gate Resistor (Rg)

Step 1: Calculate Rg minimum from the IOL peak specification. The IGBT and Rg in Figure 33 can be analyzed as a simple RC circuit with a voltage supplied by ACPL-H342/K342.
$\mathrm{Rg} \geq \frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}-\mathrm{V}_{\mathrm{OL}}}{\text { IOLPEAK }}$

$$
\begin{aligned}
& =\frac{18 \mathrm{~V}-0 \mathrm{~V}-2.3 \mathrm{~V}}{2.5 \mathrm{~A}} \\
& =6.28 \Omega \approx 7 \Omega
\end{aligned}
$$

The $\mathrm{V}_{\text {OL }}$ value of 2.3 V in the previous equation is the $\mathrm{V}_{\mathrm{OL}}$ at the peak current of 2.5 A (see Figure 7 ).
Step 1: Check the ACPL-H342/K342 power dissipation and increase Rg if necessary. The ACPL-H342/K342 total power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ is equal to the sum of the emitter power $\left(\mathrm{P}_{\mathrm{E}}\right)$ and the output power ( $\mathrm{P}_{\mathrm{O}}$ ).

```
\(P_{T}=P_{E}+P_{O}\)
\(\mathrm{P}_{\mathrm{E}}=\mathrm{I}_{\mathrm{F}} \cdot \mathrm{V}_{\mathrm{F}} \cdot\) Duty Cycle
\(\mathrm{P}_{\mathrm{O}}=\mathrm{P}_{\mathrm{O}(\mathrm{BIAS})}+\mathrm{P}_{\mathrm{O}(\text { SWITCHING) }}\)
    \(=\mathrm{I}_{\mathrm{CC}} \cdot\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}\right)+\mathrm{E}_{\mathrm{SW}}(\mathrm{Rg} ; \mathrm{Qg}) \cdot \mathrm{f}\)
```

Using $\mathrm{I}_{\mathrm{F}}($ worst case $)=16 \mathrm{~mA}, \mathrm{Rg}=7 \Omega$, Max Duty Cycle $=80 \%, \mathrm{Qg}=500 \mathrm{nC}, \mathrm{f}=25 \mathrm{kHz}$ and $\mathrm{T}_{\mathrm{A}} \max =85^{\circ} \mathrm{C}$ :

$$
\begin{aligned}
\mathrm{P}_{\mathrm{E}} & =16 \mathrm{~mA} \cdot 1.95 \mathrm{~V} \cdot 0.8=32 \mathrm{~mW} \\
\mathrm{P}_{\mathrm{O}} & =2.5 \mathrm{~mA} \cdot 18 \mathrm{~V}+4 \mu \mathrm{~J} \cdot 25 \mathrm{kHz} \\
& =45 \mathrm{~mW}+100 \mathrm{~mW} \\
& =145 \mathrm{~mW}<210 \mathrm{~mW}\left(\mathrm{PO}_{\text {(MAX })} @ 85^{\circ} \mathrm{C}\right)
\end{aligned}
$$

The value of 2.5 mA for $\mathrm{I}_{\mathrm{CC}}$ in the previous equation is the maximum $\mathrm{I}_{\mathrm{CC}}$ over the entire operating temperature range.
Since $\mathrm{P}_{\mathrm{O}}$ is less than $\mathrm{P}_{\mathrm{O}(\mathrm{MAX})}, \mathrm{Rg}=7 \Omega$ is alright for the power dissipation.


Figure 36. Energy Dissipated in the ACPL-H342/K342 for each IGBT switching cycle.

## Anti-Cross Conduction to Prevent Current Shoot Through and Determining Dead Time

The ACPL-H342 includes a Propagation Delay Difference (PDD = tPHL - tpLH ) specification to help prevent both the high(Q1) and low(Q2) side power transistors from turning on at the same time. This "Anti-Cross" conduction feature prevents large currents from flowing through the power transistors by ensuring tPHLMAX is faster than tpLHMIN. In another words, the "Anti-Cross" feature will ensure one power transistor is turned off before the other is turned on.

A gate driver without Anti-Cross feature will for example has a PDD MIN of -350ns and a $P_{\text {MDD }}^{\text {MAX }}$ of 350 ns. A positive PDD $_{\text {MAX }}$ of 350 ns would mean one transistor will be turn on before the other is off since $t_{\text {PHLMAX }}$ is longer than $t_{\text {PLHMIN }}$. This is shown in Figure 37. To prevent this and the shoot through current, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, Q1 has just turned off when Q2 turns on. The amount of delay to achieve this condition is equal to $\mathrm{PDD}_{\text {MAX }}$ as shown in Figure 38.



Figure 37. Current shoot through without Anti-Cross feature


Figure 38. Adding delay to prevent shoot through

The ACPL-H342 with the Anti-Cross feature has a PDD ${ }_{\text {MIN }}$ of -10 ns and a PDD MAX of -200 ns . Since the PDD is always
 Thus this simplified the design without having to add any amount of delay for the input LEDs as shown in Figure 39.

| Symbol | Min. | Typ. | Max. | Units |
| :--- | :--- | :--- | :--- | :--- |
| $t_{\text {PLH }}$ | 0.100 | 0.260 | 0.350 | $\mu \mathrm{~s}$ |
| $t_{\text {PHL }}$ | 0.050 | 0.145 | 0.250 | $\mu \mathrm{~s}$ |
| PDD ( tPHL - tPLH ) | -0.010 | -0.100 | -0.200 | $\mu \mathrm{~s}$ |



Figure 39. Anti-Cross to prevent shoot through


Figure 40. Determining maximum dead time

Dead time is the time period during which both the high(Q1) and low(Q2) side transistor are off. During this time, no work is done and this reduces the efficiency of the inverter or motor drive. The minimum and maximum dead time is shown in Figure 39 and 40 and is equivalent to the PDD MIN and PDD MAX . Due to the smaller PDD and skewed propagation delay configuration, ACPL-H342 shows a smaller maximum dead time as compared to its predecessor, HCPL-3120 as shown in figure 41 and hence an improve in efficiency. Note that the propagation delays used to calculate PDD and dead time are taken at equal temperature and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.


Figure 41. HCPL-3120 maximum dead time

## LED Input Current Hysteresis

The detector has optical receiver input stage with built in Schmitt trigger to provide logic compatible waveforms, eliminating the need for additional wave shaping. The hysteresis (Figure 12) provides differential mode noise immunity and minimizes the potential for output signal chatter.

## Under Voltage Lockout

The ACPL-H342 Under Voltage Lockout (UVLO) feature is designed to prevent the application of insufficient gate voltage to the IGBT by forcing the ACPL-H342 output low during power-up. IGBTs typically require gate voltages of 15 V to achieve their rated $\mathrm{V}_{\mathrm{CE}(\mathrm{ON})}$ voltage. At gate voltages below 13 V typically, the $\mathrm{V}_{\mathrm{CE}(\mathrm{ON})}$ voltage increases dramatically, especially at higher currents. At very low gate voltages (below 10 V ), the IGBT may operate in the linear region and quickly overheat. The UVLO function causes the output to be clamped whenever insufficient operating supply ( $\mathrm{V}_{\mathrm{CC}}$ ) is applied. Once $\mathrm{V}_{\mathrm{CC}}$ exceeds $\mathrm{V}_{\text {UVLO+ }}$ (the pos-itive-going UVLO threshold), the UVLO clamp is released to allow the device output to turn on in response to input signals.

## Thermal Model for ACPL-H342/K342 Stretched S08 Package Optocoupler

Definitions:
$\mathrm{R}_{11}$ : Junction to Ambient Thermal Resistance of LED due to heating of LED
$\mathrm{R}_{12}$ : Junction to Ambient Thermal Resistance of LED due to heating of Detector (Output IC)
$\mathrm{R}_{21}$ : Junction to Ambient Thermal Resistance of Detector (Output IC) due to heating of LED.
$\mathrm{R}_{22}$ : Junction to Ambient Thermal Resistance of Detector (Output IC) due to heating of Detector (Output IC).
$P_{1}$ : Power dissipation of LED (W).
$\mathrm{P}_{2}$ : Power dissipation of Detector / Output IC (W).
$\mathrm{T}_{1}$ : Junction temperature of LED $\left({ }^{\circ} \mathrm{C}\right)$.
$\mathrm{T}_{2}$ : Junction temperature of Detector $\left({ }^{\circ} \mathrm{C}\right)$.
$\mathrm{T}_{\mathrm{A}}$ : Ambient temperature.

Ambient Temperature: Junction to Ambient Thermal Resistances were measured approximately 1.25 cm above optocoupler at $\sim 23^{\circ} \mathrm{C}$ in still air

| Thermal Resistance | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | :---: |
| $\mathrm{R}_{11}$ | 311 |
| $\mathrm{R}_{12}, \mathrm{R}_{21}$ | 111 |
| $\mathrm{R}_{22}$ | 168 |

This thermal model assumes that an 8-pin single-channel plastic package optocoupler is soldered into a $7.62 \mathrm{~cm} \times$ 7.62 cm printed circuit board (PCB) per JEDEC standards. The temperature at the LED and Detector junctions of the optocoupler can be calculated using the equations below.
$\mathrm{T}_{1}=\left(\mathrm{R}_{11} * \mathrm{P}_{1}+\mathrm{R}_{12} * \mathrm{P}_{2}\right)+\mathrm{T}_{\mathrm{A}}$
$T_{2}=\left(R_{21} * P_{1}+R_{22} * P_{2}\right)+T_{A}$
Using the given thermal resistances and thermal model formula in this datasheet, we can calculate the junction temperature for both LED and the output detector. Both junction temperature should be within the absolute maximum rating.

For example, given $\mathrm{P}_{1}=45 \mathrm{~mW}, \mathrm{P}_{2}=210 \mathrm{~mW}, \mathrm{Ta}=85^{\circ} \mathrm{C}$ :
LED junction temperature,
$\mathrm{T}_{1}=\left(\mathrm{R}_{11} * \mathrm{P}_{1}+\mathrm{R}_{12} * \mathrm{P}_{2}\right)+\mathrm{T}_{\mathrm{A}}$
$=(311 * 0.045+111 * 0.210)+85$
$=122^{\circ} \mathrm{C}$
Output IC junction temperature,
$T_{2}=\left(R_{21} \times P_{1}+R_{22} \times P_{2}\right)+T_{A}$
$=\left(111^{*} 0.045+168{ }^{*} 0.210\right)+85$
$=125^{\circ} \mathrm{C}$
$T_{1}$ and $T_{2}$ should be limited to $125^{\circ} \mathrm{C}$ based on the board layout and part placement.

## Related Application Noted

AN5336 - Gate Drive Optocoupler Basic Design for IGBT/ MOSFET

AN1043 - Common-Mode Noise: Sources and Solutions
AN02-0310EN - Plastics Optocouplers Product ESD and Moisture Sensitivity

