ACPL-312U-000E

Wide Operating Temperature IGBT Gate Drive with R²Coupler™ Isolation and 2.5 Amp Output Current



Data Sheet






Description

The ACPL-312U device contains an AlGaAs LED. The LED is optically coupled to an integrated circuit with a power output stage. This wide operating temperature optocoupler is ideally suited for driving power IGBTs and MOSFETs used in wide operating temperature motor control inverter and DC-DC converters applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and current supplied by these optocouplers make them ideally suited for directly driving IGBTs with ratings up to 1200 V/100 A. For IGBTs with higher ratings, the ACPL-312U series can be used to drive a discrete power stage which drives the IGBT gate.

Avago R²Coupler isolation products provide the reinforced insulation and reliability needed for critical in automotive and high temperature industrial applications.

Functional Diagram



TRUTH TABLE

LED	V _{CC} - V _{EE} "POSITIVE GOING" (i.e., TURN-ON)	V _{CC} - V _{EE} "NEGATIVE GOING" (i.e., TURN-OFF)	V ₀
OFF	0 - 30 V	0 - 30 V	LOW
ON	0 - 11 V	0 - 9.5 V	LOW
ON	11 - 13.5 V	9.5 - 12 V	TRANSITION
ON	13.5 - 30 V	12 - 30 V	HIGH

A 0.1 μF bypass capacitor must be connected between pins 5 and 8.

Features

- 2.5 A maximum peak output current
- 2.0 A minimum peak output current
- 25 kV/ μ s minimum Common Mode Rejection (CMR) at $V_{CM} = 1500 \text{ V}$
- 0.5 V maximum low level output voltage (V_{OL}) Eliminates need for negative gate drive
- I_{CC} = 5 mA maximum supply current
- Under Voltage Lock-Out protection (UVLO) with hysteresis
- Wide operating V_{CC} range: 15 to 30 Volts
- 500 ns maximum switching speeds
- Wide temperature range:
 - -40°C to 125°C
- Safety Approval:
 - UL Recognized 3750 Vrms for 1 min.
 - CSA
 - IEC/EN/DIN EN 60747-5-5 Viorm = 630 Vpeak

Applications

- IGBT/MOSFET Gate Drive
- AC and Brushless DC Motor Drives
- Industrial Inverters Systems
- Switching power supplies

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Ordering Information

	Options					
Part Number	RoHS Compliant	Package	Surface Mount	Gullwing	Tape & Reel	Quantity
	-000E	DIP 8				50 per tube
ACPL-312U	-300E	Culludia a	Х	Х		50 per tube
	-500E	Gullwing	X	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-312U-500E to order product of gullwing DIP-8 package in Tape and Reel packaging with RoHS compliant.


Example 2:


ACPL-312U-000E to order product of DIP-8 package in tube packaging with RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Package Outline Drawings

ACPL-312U-000E Standard DIP Package






DIMENSIONS IN MILLIMETERS AND (INCHES).

NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

Gull Wing Surface Mount Option 300



NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

Regulatory Information

The ACPL-312U-000E is approved by the following organizations:

UL

Recognized under UL 1577, component recognition program up to $V_{\text{ISO}} = 3750 \, V_{\text{RMS}}$ expected prior to product release.

CSA

Approved under CSA Component Acceptance Notice #5, File CA88324.

IEC/EN/DIN EN 60747-5-5

Approved with Maximum Working Insulation Voltage V_{IORM} = 630 Vpeak.

Insulation and Safety Related Specifications

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	7.1	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	7.4	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group (DIN VDE0109)		IIIa		Material Group (DIN VDE 0110)

All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface

of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

IEC/EN/DIN EN 60747-5-5 Insulation Related Characteristics^[1]

Description	Symbol	ACPL-312U	Units
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤150 V rms		I-IV	
for rated mains voltage ≤300 V rms		I-IV	
for rated mains voltage ≤450 V rms		1-111	
for rated mains voltage ≤600 V rms			
for rated mains voltage ≤1000 V rms			
Climatic Classification		55/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V _{IORM}	630	V _{PEAK}
Input to Output Test Voltage, Method b	V _{PR}	1181	V _{PEAK}
$V_{IORM} \times 1.875 = V_{PR}$, 100% Production			
Test $t_m = 1$ sec, Partial Discharge < 5 pC			
Input to Output Test Voltage, Method a	V_{PR}	945	V_{PEAK}
V_{IORM} x 1.5 = V_{PR} , 100% Type and Sample Test			
t _m = 60 sec, Partial Discharge < 5 pC			
Highest Allowable Overvoltage	V _{IOTM}	6000	V _{PEAK}
(Transient Overvoltage, t _{ini} = 10 sec)			
Safety Limiting Values			
(Maximum values allowed in the event of a failure,			
also see Thermal Derating curve, Figure 11.)			
Case Temperature	T_s	175	°C
Input Current	I _{s, INPUT}	230	mA
Output Power	Ps,OUTPUT	600	mW
Insulation Resistance at T _S , V ₁₀ = 500 V	R _{IO}	≥10 ⁹	Ω

Notes:

^{1.} Insulation characteristics are guaranteed only within the safety maximum ratings, which must be ensured by protective circuits within the application.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Notes
Storage Temperature	T _S	-55	125	°C	
Operating Temperature	T _A	-40	125	°C	
Average Input Current	I _{F(AVG)}		20	mA	1
Peak Transient Input Current (<1 µs pulse width, 300 pps)	I _{F(TRAN)}		1.0	А	
Reverse Input Voltage	V _R		5	V	
"High" Peak Output Current	I _{OH(PEAK)}		2.5	А	2
"Low" Peak Output Current	I _{OL(PEAK)}		2.5	Α	2
Supply Voltage	(V _{CC} - V _{EE})	0	35	Volts	
Input Current (Rise/Fall Time)	t _{r(IN)} /t _{f(IN)}		500	ns	
Output Voltage	V _{O(PEAK)}	0	V _{cc}	Volts	
Output Power Dissipation	Po		370	mW	3
Total Power Dissipation	P _T		400	mW	4
Lead Solder Temperature		260°C for	10 sec., 1.6 mm bel	ow seating plane	
Solder Reflow Temperature Profile		See Pa	ackage Outline Drav	vings Section	

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Ambient Operating Temperature	T _A	-40	125	°C
Power Supply Voltage	(V _{CC} - V _{EE})	15	30	Volts
Input Current	I _{F(ON)}	7	16	mA
Input Voltage (OFF)	V _{F(OFF)}	-3.6	0.8	V

DC Electrical Specifications

Over recommended operating conditions

 $(T_A = -40 \text{ to } 125^{\circ}\text{C}, I_{F(ON)} = 7 \text{ to } 16 \text{ mA}, V_{F(OFF)} = -3.6 \text{ to } 0.8 \text{ V}, V_{CC} = 15 \text{ to } 30 \text{ V}, V_{EE} = \text{Ground}) \text{ unless otherwise specified.}$

Parameter	Symbol	Min.	Тур.*	Max.	Units	Test Conditions	Fig.	Note
High Level Output Current	loh	0.5	1.5		Α	$V_{O} = (V_{CC} - 4 V)$	2,3,17	5
		2.0			Α	$V_O = (V_{CC} - 15 V)$		2
Low Level Output Current	l _{OL}	0.5	2.0		Α	$V_O = (V_{EE} + 2.5 V)$	5,6 ,18	5
		2.0			Α	$V_O = (V_{EE} + 15 V)$		2
High Level Output Voltage	V _{OH}	(V _{CC} - 4)	(V _{CC} - 3)		V	I _O = -100 mA	1,3, 19	6,7
Low Level Output Voltage	V _{OL}		0.1	0.5	V	I _O = 100 mA	4,6,20	
High Level Supply Current	Іссн		2.5	5.0	mA	Output Open, I _F = 7 to 16mA	7,8	
Low Level Supply Current	I _{CCL}		2.5	5.0	mA	Output Open, $V_F = -3.0 \text{ to } +0.8 \text{ V}$		
Threshold Input Current Low to High	I _{FLH}		0.8	5.0	mA	$I_O = 0 \text{ mA}, V_O > 5 \text{ V}$	9, 15, 21	
Threshold Input Voltage High to Low	V _{FHL}	0.8			V	_	9	
Input Forward Voltage	V _F	1.2	1.5	1.95	V	I _F = 10 mA	16	
Temperature Coefficient of Forward Voltage	$\Delta V_F/\Delta T_A$		-1.6		mV/°C	I _F = 10 mA		
Input Reverse Breakdown Voltage	B _{VR}	5.0			V	$I_R = 10 \mu A$		
Input Capacitance	C _{IN}		70		pF	$f = 1 MHz, V_F = 0 V$		
UVLO Threshold	V _{UVLO+}	11.0	12.3	13.5	V	V _O > 5 V,	22, 34	
	V _{UVLO} -	9.5	10.7	12.0	V	$I_F = 10 \text{ mA}$		
UVLO Hysteresis	Uvlohys		1.6		V	_		

^{*}All typical values at $T_A = 25$ °C and $V_{CC} - V_{EE} = 30$ V, unless otherwise noted.

AC Electrical Specifications

Over recommended operating conditions

 $(T_A = -40 \text{ to } 125^{\circ}\text{C}, I_{F(ON)} = 7 \text{ to } 16 \text{ mA}, V_{F(OFF)} = -3.6 \text{ to } 0.8 \text{ V}, V_{CC} = 15 \text{ to } 30 \text{ V}, V_{EE} = \text{Ground}) \text{ unless otherwise specified.}$

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t _{PLH}	0.10	0.30	0.50	μs	Rg = 10 Ω , Cg = 10 nF, f = 10 kHz, Duty Cycle = 50%	10, 11, 12,13,	14
Propagation Delay Time to Low Output Level	t _{PHL}	0.10	0.30	0.50	μs	_	14, 23	
Pulse Width Distortion	PWD			0.3	μs	_		15
Propagation Delay Difference Between Any Two Parts	PDD (t _{PHL} - t _{PLH})	-0.35)		0.35	μs	_	35, 36	10
Rise Time	t _R		0.1		μs		23	
Fall Time	t _F		0.1		μs		_	
UVLO Turn On Delay	t _{UVLO} ON		0.8		μs	$V_0 > 5 V$, $I_F = 10 \text{ mA}$	22	
UVLO Turn Off Delay	t _{UVLO OFF}		0.6		μs	$V_O < 5 \text{ V, I}_F = 10 \text{ mA}$		
Output High Level Common Mode Transient Immunity	CM _H	25	35		kV/μs	$T_A = 25$ °C, $I_F = 10$ to 16 mA, $V_{CM} = 1500$ V, $V_{CC} = 30$ V	24	11, 12
Output Low Level Common Mode Transient Immunity	CM _L	25	35		kV/μs	$T_A = 25$ °C, $V_{CM} = 1500 \text{ V}$, $V_F = 0 \text{ V}$, $VCC = 30 \text{ V}$	-	11, 13

^{*}All typical values at $T_A = 25$ °C and $V_{CC} - V_{EE} = 30$ V, unless otherwise noted.

Package Characteristics

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage**	V _{ISO}	3750			V _{RMS}	RH < 50%, t = 1 min. $T_A = 25$ °C		8, 9
Resistance (Input-Output)	R _{I-O}		10 ¹²		Ω	$V_{I-O} = 500 V_{DC}$		9
Capacitance (Input-Output)	C _{I-O}		0.8		pF	f = 1 MHz		
LED-to-Case Thermal Resistance	θ_{LC}		467		°C/W	Thermocouple located at center underside of package	28	
LED-to-Detector Thermal Resistance	θ_{LD}		442		°C/W	_		
Detector-to-Case Thermal Resistance	θ_{DC}		126		°C/W	_		

^{*} All typicals at $T_A = 25$ °C.

Notes:

- 1. Derate linearly above 70° C free-air temperature at a rate of 0.0727 mA/°C.
- 2. Maximum pulse width = $10 \mu s$, maximum duty cycle = 0.2%. This value is intended to allow for component tolerances for designs with IO peak minimum = $2.0 \, A$. See Applications section for additional details on limiting l_{OH} peak.
- 3. Derate linearly above 70°C free-air temperature at a rate of 5.0 mW/°C.
- 4. Derate linearly above 70°C free-air temperature at a rate of 5.0 mW/°C. The maximum LED junction temperature should not exceed 150°C.
- 5. Maximum pulse width = $50 \mu s$, maximum duty cycle = 0.5%.
- 6. In this test V_{OH} is measured with a dc load current. When driving capacitive loads V_{OH} will approach V_{CC} as I_{OH} approaches zero amps.
- 7. Maximum pulse width = 1 ms, maximum duty cycle = 20%.
- 8. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 Vrms for 1 second (leakage detection current limit, II-O ≤ 5 μA).
- 9. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.
- 10. The difference between t_{PHL} and t_{PLH} between any two ACPL-312U parts under the same test condition.
- 11. Pins 1 and 4 need to be connected to LED common.
- 12. Common mode transient immunity in the high state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in the high state (i.e., $V_O > 15.0 \, V$).
- 13. Common mode transient immunity in a low state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a low state (i.e., $V_O < 1.0 \text{ V}$).
- 14. This load condition approximates the gate load of a 1200 V/75A IGBT.
- 15. Pulse Width Distortion (PWD) is defined as |t_{PHL}-t_{PLH}| for any given device.

^{**} The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refers to your equipment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."




Figure 1. V_{OH} vs. temperature.




Figure 3. V_{OH} vs. I_{OH}.




Figure 5. I_{OL} vs. temperature.




Figure 2. I_{OH} vs. temperature.




Figure 4. V_{OL} vs. temperature.




Figure 6. V_{0L} vs. I_{0L} .




Figure 7. I_{CC} vs. temperature.




Figure 9. I_{FLH} vs. temperature.




Figure 11. Propagation delay vs. I_F.




Figure 8. Icc vs. Vcc.




Figure 10. Propagation delay vs. V_{CC} .




Figure 12. Propagation delay vs. temperature.




Figure 13. Propagation delay vs. Rg.




Figure 15. Transfer characteristics.




Figure 14. Propagation delay vs. Cg.





Figure 16. Input current vs. forward voltage.








Figure 18. I_{OL} Test circuit.




Figure 19. V_{OH} Test circuit.




Figure 20. V_{OL} Test circuit.




Figure 21. I_{FLH} Test circuit.




Figure 22. UVLO test circuit.




Figure 23. t_{PLH} , t_{PHL} , t_{R} , and t_{F} test circuit and waveforms.




Figure 24. CMR test circuit and waveforms.

Applications Information

Eliminating Negative IGBT Gate Drive ACPL-312U

To keep the IGBT firmly off, the ACPL-312U has a very low maximum V_{OL} specification of 0.5 V. The ACPL-312U realizes this very low VOL by using a DMOS transistor with 1 Ω (typical) on resistance in its pull down circuit. When the ACPL-312U is in the low state, the IGBT gate is shorted to the emitter by Rg + 1 Ω . Minimizing Rg and the lead inductance from the ACPL-312U to the IGBT gate and emitter (possibly by mounting the ACPL-312U on a small PC board directly above the IGBT) can eliminate the need for negative IGBT gate drive in many applications as shown in Figure 25. Care should be taken with such a PC board design to avoid routing the IGBT collector or emitter traces close to the ACPL-312U input as this can result in unwanted coupling of transient signals into the ACPL-312U and degrade performance. (If the IGBT drain must be routed near the ACPL-312U input, then the LED should be reverse-biased when in the off state, to prevent the transient signals coupled from the IGBT drain from turning on the ACPL-312U).

Selecting the Gate Resistor (Rg) to Minimize IGBT Switching Losses.

Step 1: Calculate Rg Minimum from the I_{OL} Peak Specification. The IGBT and Rg in Figure 26 can be analyzed as a simple RC circuit with a voltage supplied by the ACPL-312U.

$$R_{g} \ge \frac{(V_{CC} - V_{EE} - V_{OL})}{I_{OLPEAK}} = \frac{(V_{CC} - V_{EE} - 2.5V)}{I_{OLPEAK}}$$
$$= \frac{(15 + 5 - 2.5V)}{2.5 \text{ A}}$$

 $R_g = 7ohm$

The V_{OL} value of 2.5V in the previous equation is a conservative value of VOL at the peak current of 2.5A (see Figure 6). At lower Rg values the voltage supplied by the ACPL-312U is not an ideal voltage step. This results in lower peak currents (more margin) than predicted by this analysis. When negative gate drive is not used VEE in the previous equation is equal to zero volts.




Figure 25. Recommended LED drive and application circuit.




Figure 26. ACPL-312U typical application circuit with negative IGBT gate drive.

Step 2: Check the ACPL-312U Power Dissipation and Increase Rg if Necessary.

The ACPL-312U total power dissipation (P_T) is equal to the sum of the emitter power (P_E) and the output power (P_O):

 $P_T = P_E + P_O$

 $P_E = I_F . V_F . Duty Cycle$

 $P_O = P_{O(BIAS)} + P_{O(SWITCHING)}$

 $= I_{CC}.(V_{CC} - V_{EE}) + E_{SW}(R_G, Q_G).f$

For the circuit in Figure 26 with I_F (worst case) = 16 mA, $Rq = 8 \Omega$, Max Duty Cycle = 80%, Qq = 500 nC, f = 20 kHz:

 $P_E = 16mA . 1.95V . 0.8 = 24.96mW$

 $P_0 = 5mA .20V + 5.2\mu J .20kHz$

= 100 mW + 104 mW

= 204 mW

Step 3: Comparing the calculated power dissipation with the absolute maximum values for the ACPL-312U:

 P_O = 204mW < 370mW (abs. max.)OK

 $P_T = 24.96 \text{mW} + 204 \text{mW}$

= 228.96mW < 400mW (abs. max.) OK

Therefore, the power dissipation absolute maximum rating has not been exceeded for the example.




Figure 27. Energy dissipated in the ACPL-312U for each IGBT switching cycle.

Thermal Model

The steady state thermal model for the ACPL-312U is shown in Figure 28. The thermal resistance values given in this model can be used to calculate the temperatures at each node for a given operating condition. As shown by the model, all heat generated flows through θ_{CA} which raises the case temperature TC accordingly. The value of θ_{CA} depends on the conditions of the board design and is, therefore, determined by the designer. The value of θ_{CA} = 83°C/W was obtained from thermal measurements using a 2.5 x 2.5 inch PC board, with small traces (no ground plane), a single ACPL-312U soldered into the center of the board and still air. The absolute maximum power dissipation de-rating specifications assume a θ_{CA} value of 83°C/W. From the thermal mode in Figure 28 the LED and detector IC junction temperatures can be expressed as:

$$\begin{split} T_{JE} &= P_E = (\theta_{LC} \mid\mid \theta_{LC} + \theta_{DC}) + \theta_{CA}) \\ &+ P_D \cdot (\frac{\theta_{LC} * \theta_{DC}}{\theta_{LC} + \theta_{DC}} + \theta_{CA}) + T_A \\ T_{JD} &= P_E \left(\frac{\theta_{LC} \cdot \theta_{DC}}{\theta_{LC} + \theta_{DC} + \theta_{LD}} + \theta_{CA}\right) \\ &+ P_D \cdot (\theta_{DC} \mid\mid \theta_{LD} + \theta_{LC}) + \theta_{CA}) + T_A \end{split}$$

Inserting the values for θ_{LC} and θ_{DC} shown in Figure 28 gives:

$$T_{JE} = P_{E}.(256^{\circ}C/W + \theta_{CA}) + P_{D}.(57^{\circ}C/W + \theta_{CA}) + T_{A}$$


$$T_{JD}$$
 = P_{E} .(57°C/W + θ_{CA}) + P_{D} .(111°C/W + θ_{CA}) + T_{A}

For example, given $P_E = 30$ mW, $P_O = 230$ mW, $T_A = 100$ °C and $\theta_{CA} = 83$ °C/W:

$$T_{JE}$$
 = $P_{E}.339^{\circ}C/W + P_{D}.140^{\circ}C/W + T_{A}$
= $30 \text{ mW}.339^{\circ}C/W + 230 \text{ mW}.140^{\circ}C/W + 100^{\circ}C$
= $142^{\circ}C$

$$T_{JD}$$
 = $P_{E}.140^{\circ}C/W + P_{D}.194^{\circ}C/W + T_{A}$
= $30 \text{ mW}.140^{\circ}C/W + 230 \text{ mW}.194^{\circ}C/W + 100^{\circ}C$
= $149^{\circ}C$

 T_{JE} and T_{JD} should be limited to 150°C based on the board layout and part placement (θ_{CA}) specific to the application.



T_{JE} = LED junction temperature

Γ_{JD} = detector IC junction temeperature

T_C = case temperature measured at the center of the package bottom

 θ_{LC} = LED-to-case thermal resistance

 θ_{LD} = LED-to-detector thermal resistance

 $\theta_{DC} = detector-to-case thermal resistance$

 θ_{CA} = case-to-ambient thermal resistance

 $^*\theta_{\text{CA}}$ $\;$ will depend on the board design and the placement of the part.

Figure 28. Thermal model.

LED Drive Circuit Considerations for Ultra High CMR Performance.

Without a detector shield, the dominant cause of optocoupler CMR failure is capacitive coupling from the input side of the optocoupler, through the package, to the detector IC as shown in Figure 29. The ACPL-312U improves CMR performance by using a detector IC with an optically transparent Faraday shield, which diverts the capacitively coupled current away from the sensitive IC circuitry. However, this shield does not eliminate the capacitive coupling between the LED and optocoupler pins 5-8 as shown in Figure 30. This capacitive coupling causes perturbations in the LED current during common mode transients and becomes the major source of CMR failures for a shielded optocoupler. The main design objective of a high CMR LED drive circuit becomes keeping the LED in the proper state (on or off) during common mode transients. For example, the recommended application circuit (Figure 25), can achieve 25 kV/µs CMR while minimizing component complexity. Techniques to keep the LED in the proper state are discussed in the next two sections.

CMR with the LED On (CMRH).

A high CMR LED drive circuit must keep the LED on during common mode transients. This is achieved by overdriving the LED current beyond the input threshold so that it is not pulled below the threshold during a transient. A minimum LED current of 10 mA provides adequate margin over the maximum IFLH of 5 mA to achieve 25 kV/ μs CMR. CMR with the LED Off (CMRL). A high CMR LED drive circuit must keep the LED off $(V_F \leq V_{F(OFF)})$ during common mode transients. For example, during a -dV_{cm}/dt transient in Figure 31, the current flowing through CLEDP also flows through the R_{SAT} and V_{SAT} of the logic gate. As long as the low state voltage developed across the logic gate is less than V_{F(OFF)}, the LED will remain off and no common mode failure will occur. The open collector drive circuit, shown in Figure 32, cannot keep the LED off during a +dV_{cm}/dt transient, since all the current flowing through CLEDN must be supplied by the LED, and it is not recommended for applications requiring ultra high CMRL performance. Figure 33 is an alternative drive circuit which, like the recommended application circuit (Figure 25), does achieve ultra high CMR performance by shunting the LED in the off state.




Figure 29. Optocoupler input to output capacitance model for unshielded optocouplers.




Figure 30. Optocoupler input to output capacitance model for shielded optocouplers.




Figure 32. Not recommended open collector drive circuit.




Figure 31. Equivalent circuit for figure 25 during common mode transient.




Figure 33. Recommended LED drive circuit for ultra-high CMR.

Under Voltage Lockout Feature.

The ACPL-312U contains an under voltage lockout (UVLO) feature that is designed to protect the IGBT under fault conditions which cause the ACPL-312U supply voltage (equivalent to the fully-charged IGBT gate voltage) to drop below a level necessary to keep the IGBT in a low resistance state. When the ACPL-312U output is in the high state and the supply voltage drops below the ACPL-312U $V_{\rm UVLO}$ — threshold (9.5 < $V_{\rm UVLO}$ — < 12.0) the optocoupler output will go into the low state with a typical delay, UVLO Turn Off Delay, of 0.6 μ s. When the ACPL-312U output is in the low state and the supply voltage rises above the ACPL-312U $V_{\rm UVLO}$ + threshold (11.0 < $V_{\rm UVLO}$ + < 13.5) the optocoupler output will go into the high state (assumes LED is "ON") with a typical delay, UVLO Turn On Delay of 0.8 μ s.





Figure 34. Under voltage lock out.



*PDD = PROPAGATION DELAY DIFFERENCE
NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS
ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.


Figure 35. Minimum LED skew for zero dead time.

Dead Time and Propagation Delay Specifications

The ACPL-312U includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 25) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rails.

To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor Q2 turns on, as shown in Figure 35. The amount of delay necessary to achieve this condition is equal to the maximum value of the propagation delay difference specification, PDD_{MAX}, which is specified to be 350 ns over the operating temperature range of -40°C to 125°C. Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specifications as shown in Figure 36. The maximum dead time for the ACPL-312U is 700 ns (= 350 ns - (-350 ns)) over an operating temperature range of -40°C to 125°C.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.



*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR DEAD TIME AND PDD CALCULATIONS ALL PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 36. Waveforms for dead time.

Output Power Derating Curve




Figure 37. Thermal derating curve, dependence of safety limiting value with case temperature per IEC/EN/DIN EN 60747-5-5.

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com**

Avago, Avago Technologies, the A logo and R^2 CouplerTM are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2010 Avago Technologies. All rights reserved. AV02-1843EN - February 10, 2010

