

HFBR-1115T Transmitter

HFBR-2115T Receiver

Fiber Optic Transmitter and Receiver Data Links
for 125 MBd



Data Sheet



Description

The HFBR-1115/-2115 series of data links are high-performance, cost-efficient, transmitter and receiver modules for serial optical data communication applications specified at 100 Mbps for FDDI PMD or 100 Base-FX Fast Ethernet applications.

These modules are designed for 50 or 62.5 μm core multi-mode optical fiber and operate at a nominal wavelength of 1300 nm. They incorporate our high-performance, reliable, long-wavelength, optical devices and proven circuit technology to give long life and consistent performance.

Transmitter

The transmitter utilizes a 1300 nm surface-emitting InGaAsP LED, packaged in an optical subassembly. The LED is dc-coupled to a custom IC which converts differential-input, PECL logic signals, ECL-referenced (shifted) to a +5 V power supply, into an analog LED drive current.

Receiver

The receiver utilizes an InGaAs PIN photodiode coupled to a custom silicon transimpedance preamplifier IC. The PIN-preamplifier combination is ac-coupled to a custom quantizer IC which provides the final pulse shaping for the logic output and the Signal Detect function. Both the Data and Signal Detect Outputs are differential. Also, both Data and Signal Detect Outputs are PECL compatible, ECL-referenced (shifted) to a +5 V power supply.

Package

The overall package concept for the Data Links consists of the following basic elements: two optical subassemblies, two electrical subassemblies, and the outer housings as illustrated in Figure 1.

Features

- Full compliance with the optical performance requirements of the FDDI PMD standard
- Full compliance with the optical performance requirements of the ATM 100 Mbps physical layer
- Full compliance with the optical performance requirements of the 100 Mbps fast ethernet physical layer
- Other versions available for:
 - ATM
 - Fibre Channel
- Compact 16-pin DIP package with plastic ST* connector
- Wave solder and aqueous wash process compatible package
- Manufactured in an ISO 9001 certified facility

Applications

- FDDI concentrators, bridges, routers, and network interface cards
- 100 Mbps ATM interfaces
- Fast ethernet interfaces
- General purpose, point-to-point data communications
- Replaces DLT/R1040-ST1 model transmitters and receivers

*ST is a registered trademark of AT&T Lightguide Cable Connectors.

The package outline drawing and pinout are shown in Figures 2 and 3. The details of this package outline and pinout are compatible with other data-link modules from other vendors.




Figure 1. Transmitter and receiver block diagram.




Figure 2. Package outline drawing.




Figure 3. Pinout drawing.

The optical subassemblies consist of a transmitter subassembly in which the LED resides and a receiver subassembly housing the PIN-preamplifier combination.

The electrical subassemblies consist of a multi-layer printed circuit board on which the IC chips and various surface-mounted, passive circuit elements are attached.

Each transmitter and receiver package includes an internal shield for the electrical subassembly to ensure low EMI emissions and high immunity to external EMI fields.

The outer housing, including the ST* port, is molded of filled, non-conductive plastic to provide mechanical strength and electrical isolation. For other port styles, please contact your Avago Technologies Sales Representative.

Each data-link module is attached to a printed circuit board via the 16-pin DIP interface. Pins 8 and 9 provide mechanical strength for these plastic-port devices and will provide port-ground for forthcoming metal-port modules.

Application Information

The Applications Engineering group of the Optical Communication Division is available to assist you with the technical understanding and design tradeoffs associated with these transmitter and receiver modules. You can contact them through your Avago Technologies sales representative.

The following information is provided to answer some of the most common questions about the use of these parts.

Transmitter and Receiver Optical Power Budget versus Link Length

The Optical Power Budget (OPB) is the available optical power for a fiber-optic link to accommodate fiber cable losses plus losses due to in-line connectors, splices, optical switches, and to provide margin for link aging and unplanned losses due to cable plant reconfiguration or repair.

Figure 4 illustrates the predicted OPB associated with the transmitter and receiver specified in this data sheet at the Beginning of Life (BOL). This curve represents the attenuation and chromatic plus modal dispersion losses associated with 62.5/125 μm and 50/125 μm fiber cables only. The area under the curve represents the remaining OPB at any link length, which is available for overcoming non-fiber cable related losses.




Figure 4. Optical power budget at BOL vs. fiber optic cable length.

Avago LED technology has produced 1300 nm LED devices with lower aging characteristics than normally associated with these technologies in the industry. The industry convention is 1.5 dB aging for 1300 nm LEDs; however, Avago 1300 nm LEDs will experience less than 1 dB of aging over normal commercial equipment mission-life periods. Contact your Avago sales representative for additional details.

Figure 4 was generated with an Avago fiber-optic link model containing the current industry conventions for fiber cable specifications and the FDDI PMD optical parameters.


These parameters are reflected in the guaranteed performance of the transmitter and receiver specifications in this data sheet. This same model has been used extensively in the ANSI and IEEE committees, including the ANSI X3T9.5 committee, to establish the optical performance requirements for various fiber-optic interface standards. The cable parameters used come from the ISO/IEC JTC1/SC 25/WG3 Generic Cabling for Customer Premises per DIS 11801 document and the EIA/TIA-568-A Commercial Building Telecommunications Cabling Standard per SP-2840.

Transmitter and Receiver Signaling Rate Range and BER Performance

For purposes of definition, the symbol rate (Baud), also called signaling rate, is the reciprocal of the symbol time. Data rate (bits/sec) is the symbol rate divided by the encoding factor used to encode the data (symbols/bit).

When used in FDDI, ATM 100 Mbps, and Fast Ethernet applications, the performance of Avago's 1300 nm HFBR-1115/-2115 data link modules is guaranteed over the signaling rate of 10 MBd to 125 MBd to the full conditions listed in the individual product specification tables.


The data link modules can be used for other applications at signaling rates outside of the 10 MBd to 125 MBd range with some penalty in the link optical power budget primarily caused by a reduction of receiver sensitivity. Figure 5 gives an indication of the typical performance of these 1300 nm products at different rates.



- CONDITIONS:
 1. PRBS 27-1
 2. DATA SAMPLED AT CENTER OF DATA SYMBOL.
 3. BER = 10^{-6}
 4. $T_A = 25^\circ\text{C}$
 5. $V_{CC} = 5\text{ Vdc}$
 6. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.

Figure 5. Transmitter/Receiver relative optical power budget at constant BER vs. signaling rate.

These data link modules can also be used for applications which require different bit-error-ratio (BER) performance. Figure 6 illustrates the typical trade-off between link BER and the receiver input optical power level.



- CONDITIONS:
 1. 125 MBd
 2. PRBS 27-1
 3. $T_A = 25^\circ\text{C}$
 4. $V_{CC} = 5\text{ Vdc}$
 5. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.

Figure 6. Bit-error-ratio vs. relative receiver input optical power.

Data Link Jitter Performance

The Avago 1300 nm data link modules are designed to operate per the system jitter allocations stated in Table E1 of Annex E of the FDDI PMD standard.

The 1300 nm transmitter will tolerate the worst-case input electrical jitter allowed in the table without violating the worst-case output jitter requirements of Section 8.1 Active Output Interface of the FDDI PMD standard.

The 1300 nm receiver will tolerate the worst-case input optical jitter allowed in Section 8.2 Active Input Interface of the FDDI PMD standard without violating the worst-case output electrical jitter allowed in the Table E1 of the Annex E.

The jitter specifications stated in the following transmitter and receiver specification table are derived from the values in Table E1 of Annex E. They represent the worst-case jitter contribution that the transmitter and receiver are allowed to make to the overall system jitter without violating the Annex E allocation example. In practice, the typical jitter contribution of the Avago data link modules is well below the maximum amounts.

Recommended Handling Precautions

It is advised that normal static precautions be taken in the handling and assembly of these data link modules to prevent damage which may be induced by electrostatic discharge (ESD). The HFBR-1115/-2115 series meets MIL-STD-883C Method 3015.4 Class 2.

Care should be taken to avoid shorting the receiver Data or Signal Detect Outputs directly to ground without proper current-limiting impedance.

Solder and Wash Process Compatibility

The transmitter and receiver are delivered with protective process caps covering the individual ST* ports. These process caps protect the optical subassemblies during wave solder and aqueous wash processing and act as dust covers during shipping.

These data link modules are compatible with either industry standard wave- or hand-solder processes.


Shipping Container

The data link modules are packaged in a shipping container designed to protect it from mechanical and ESD damage during shipment or storage.

Board Layout-Interface Circuit and Layout Guidelines

It is important to take care in the layout of your circuit board to achieve optimum performance from these data link modules. Figure 7 provides a good example

of a power supply filter circuit that works well with these parts. Also, suggested signal terminations for the Data, Data-bar, Signal Detect and Signal Detect-bar lines are shown. Use of a multilayer, ground-plane printed circuit board will provide good high-frequency circuit performance with a low inductance ground return path. See additional recommendations noted in the interface schematic shown in Figure 7.



NOTES:

1. RESISTANCE IS IN OHMS. CAPACITANCE IS IN MICROFARADS. INDUCTANCE IS IN MICROHENRIES.
2. TERMINATE TRANSMITTER INPUT DATA AND DATA-BAR AT THE TRANSMITTER INPUT PINS. TERMINATE THE RECEIVER OUTPUT DATA, DATA-BAR, AND SIGNAL DETECT-BAR AT THE FOLLOW-ON DEVICE INPUT PINS. FOR LOWER POWER DISSIPATION IN THE SIGNAL DETECT TERMINATION CIRCUITRY WITH SMALL COMPROMISE TO THE SIGNAL QUALITY, EACH SIGNAL DETECT OUTPUT CAN BE LOADED WITH 510 OHMS TO GROUND INSTEAD OF THE TWO RESISTOR, SPLIT-LOAD PECL TERMINATION SHOWN IN THIS SCHEMATIC.
3. MAKE DIFFERENTIAL SIGNAL PATHS SHORT AND OF SAME LENGTH WITH EQUAL TERMINATION IMPEDANCE.
4. SIGNAL TRACES SHOULD BE 50 OHMS MICROSTRIP OR STRIPLINE TRANSMISSION LINES. USE MULTILAYER, GROUND-PLANE PRINTED CIRCUIT BOARD FOR BEST HIGH-FREQUENCY PERFORMANCE.
5. USE HIGH-FREQUENCY, MONOLITHIC CERAMIC BYPASS CAPACITORS AND LOW SERIES DC RESISTANCE INDUCTORS. RECOMMEND USE OF SURFACE-MOUNT COIL INDUCTORS AND CAPACITORS. IN LOW NOISE POWER SUPPLY SYSTEMS, FERRITE BEAD INDUCTORS CAN BE SUBSTITUTED FOR COIL INDUCTORS. LOCATE POWER SUPPLY FILTER COMPONENTS CLOSE TO THEIR RESPECTIVE POWER SUPPLY PINS. C7 IS AN OPTIONAL BYPASS CAPACITOR FOR IMPROVED, LOW-FREQUENCY NOISE POWER SUPPLY FILTER PERFORMANCE.
6. DEVICE GROUND PINS SHOULD BE DIRECTLY AND INDIVIDUALLY CONNECTED TO GROUND.
7. CAUTION: DO NOT DIRECTLY CONNECT THE FIBER-OPTIC MODULE PECL OUTPUTS (DATA, DATA-BAR, SIGNAL DETECT, SIGNAL DETECT-BAR, V_{BB}) TO GROUND WITHOUT PROPER CURRENT LIMITING IMPEDANCE.
8. (*) OPTIONAL METAL ST OPTICAL PORT TRANSMITTER AND RECEIVER MODULES WILL HAVE PINS 8 AND 9 ELECTRICALLY CONNECTED TO THE METAL PORT ONLY AND NOT CONNECTED TO THE INTERNAL SIGNAL GROUND.

Figure 7. Recommended interface circuitry and power supply filter circuits.

Board Layout–Hole Pattern

The Avago transmitter and receiver hole pattern is compatible with other data link modules from other vendors. The drawing shown in Figure 8 can be used as a guide in the mechanical layout of your circuit board.

Regulatory Compliance

These data link modules are intended to enable commercial system designers to develop equipment that complies with the

various international regulations governing certification of Information Technology Equipment. Additional information is available from your Avago sales representative.

All HFBR-1115T LED transmitters are classified as IEC-825-1 Accessible Emission Limit (AEL) Class 1 based upon the current proposed draft scheduled to go into effect on January 1, 1997. AEL Class 1 LED devices are consid-

ered eye safe. See Application Note 1094, *LED Device Classifications with Respect to AEL Values as Defined in the IEC 825-1 Standard and the European EN60825-1 Directive*.

The material used for the housing in the HFBR-1115/-2115 series is Ultem 2100 (GE). Ultem 2100 is recognized for a UL flammability rating of 94V-0 (UL File Number E121562) and the CSA (Canadian Standards Association) equivalent (File Number LS88480).






Figure 8. Recommended board layout hole pattern.




HFBR-1115T FDDI TRANSMITTER TEST RESULTS OF λ_C , $\Delta\lambda$ AND $t_{r/f}$ ARE CORRELATED AND COMPLY WITH THE ALLOWED SPECTRAL WIDTH AS A FUNCTION OF CENTER WAVELENGTH FOR VARIOUS RISE AND FALL TIMES.

Figure 9. HFBR-1115T transmitter output optical spectral width (FWHM) vs. transmitter output optical center wavelength and rise/fall times.




THE HFBR-1115T OUTPUT OPTICAL PULSE SHAPE FITS WITHIN THE BOUNDARIES OF THE PULSE ENVELOPE FOR RISE AND FALL TIME MEASUREMENTS.

Figure 10. Output optical pulse envelope.



CONDITIONS:
 1. $T_A = 25^\circ C$
 2. $V_{CC} = 5 V_{dc}$
 3. INPUT OPTICAL RISE/FALL TIMES = 1.0/2.1 ns.
 4. INPUT OPTICAL POWER IS NORMALIZED TO CENTER OF DATA SYMBOL.
 5. NOTE 21 AND 22 APPLY.

Figure 11. HFBR-2115T receiver relative input optical power vs. eye sampling time position.



AS - MAX — MAXIMUM ACQUISITION TIME (SIGNAL).
 AS - MAX IS THE MAXIMUM SIGNAL - DETECT ASSERTION TIME FOR THE STATION.
 AS - MAX SHALL NOT EXCEED 100.0 μs . THE DEFAULT VALUE OF AS - MAX IS 100.0 μs .
 ANS - MAX — MAXIMUM ACQUISITION TIME (NO SIGNAL).
 ANS - MAX IS THE MAXIMUM SIGNAL - DETECT DEASSERTION TIME FOR THE STATION.
 ANS - MAX SHALL NOT EXCEED 350 μs . THE DEFAULT VALUE OF AS - MAX IS 350 μs .

Figure 12. Signal detect thresholds and timing.

HFBR-1115T Transmitter Pin-Out Table

Pin	Symbol	Functional Description	Reference
1	NC	No internal connect, used for mechanical strength only	
2	V _{BB}	V _{BB} Bias output	
3	GND	Ground	Note 3
4	GND	Ground	Note 3
5	GND	Ground	Note 3
6	GND	Ground	Note 3
7	OMIT	No pin	
8	NC	No internal connect, used for mechanical strength only	Note 5
9	NC	No internal connect, used for mechanical strength only	Note 5
10	GND	Ground	Note 3
11	V _{CC}	Common supply voltage	Note 1
12	V _{CC}	Common supply voltage	Note 1
13	GND	Ground	Note 3
14	DATA	Data input	Note 4
15	$\overline{\text{DATA}}$	Inverted Data input	Note 4
16	NC	No internal connect, used for mechanical strength only	

HFBR-2115T Receiver Pin-Out Table

Pin	Symbol	Functional Description	Reference
1	NC	No internal connect, used for mechanical strength only	
2	$\overline{\text{DATA}}$	Inverted Data input	Note 4
3	DATA	Data input	Note 4
4	V _{CC}	Common supply voltage	Note 1
5	V _{CC}	Common supply voltage	Note 1
6	V _{CC}	Common supply voltage	Note 1
7	GND	Ground	Note 3
8	NC	No internal connect, used for mechanical strength only	Note 5
9	NC	No internal connect, used for mechanical strength only	Note 5
10	OMIT	No pin	
11	GND	Ground	Note 3
12	GND	Ground	Note 3
13	GND	Ground	Note 3
14	SD	Signal Detect	Note 2, 4
15	$\overline{\text{SD}}$	Inverted Signal Detect	Note 2, 4
16	OMIT	No pin	

Notes:

1. Voltages on V_{CC} must be from the same power supply (they are connected together internally).
2. Signal Detect is a logic signal that indicates the presence or absence of an input optical signal. A logic-high, V_{OH}, on Signal Detect indicates presence of an input optical signal. A logic-low, V_{OL}, on Signal Detect indicates an absence of input optical signal.
3. All GNDs are connected together internally and to the internal shield.
4. DATA, $\overline{\text{DATA}}$, SD, $\overline{\text{SD}}$ are open-emitter output circuits.
5. On metal-port modules, these pins are redefined as "Port Connection."

Specifications–Absolute Maximum Ratings

Parameter	Symbol	Min.	Typ.	Max.	Unit	Reference
Storage Temperature	T_S	-40		100	°C	
Lead Soldering Temperature	T_{SOLD}			260	°C	
Lead Soldering Time	t_{SOLD}			10	sec.	
Supply Voltage	V_{CC}	-0.5		7.0	V	
Data Input Voltage	V_I	-0.5		V_{CC}	V	
Differential Input Voltage	V_D			1.4	V	Note 1
Output Current	I_O			50	mA	

Recommended Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Reference
Ambient Operating Temperature	T_A	0		70	°C	
Supply Voltage	V_{CC}	4.5		5.5	V	
Data Input Voltage–Low	$V_{IL} - V_{CC}$	-1.810		-1.475	V	
Data Input Voltage–High	$V_{IH} - V_{CC}$	-1.165		-0.880	V	
Data and Signal Detect Output Load	R_L		50		Ω	Note 2
Signaling Rate	f_S	10	125		MBd	Note 3 Figure 5

HFBR-1115T Transmitter Electrical Characteristics

($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 4.5\text{ V}$ to 5.5 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Reference
Supply Current	I_{CC}		145	185	mA	Note 4
Power Dissipation	P_{DISS}		0.76	1.1	W	Note 7
Threshold Voltage	$V_{BB} - V_{CC}$	-1.42	-1.3	-1.24	V	Note 5
Data Input Current–Low	I_{IL}	-350	0		μA	
Data Input Current–High	I_{IH}		14	350	μA	

HFBR-2115T Receiver Electrical Characteristics

($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 4.5\text{ V}$ to 5.5 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Reference
Supply Current	I_{CC}		82	145	mA	Note 6
Power Dissipation	P_{DISS}		0.3	0.5	W	Note 7
Data Output Voltage–Low	$V_{OL} - V_{CC}$	-1.840		-1.620	V	Note 8
Data Output Voltage–High	$V_{OH} - V_{CC}$	-1.045		-0.880	V	Note 8
Data Output Rise Time	t_r	0.35		2.2	ns	Note 9
Data Output Fall Time	t_f	0.35		2.2	ns	Note 9
Signal Detect Output Voltage–Low (De-asserted)	$V_{OL} - V_{CC}$	-1.840		-1.620	V	Note 8
Signal Detect Output Voltage–High (Asserted)	$V_{OH} - V_{CC}$	-1.045		-0.880	V	Note 8
Signal Detect Output Rise Time	t_r	0.35		2.2	ns	Note 9
Signal Detect Output Fall Time	t_f	0.35		2.2	ns	Note 9

HFBR-1115T Transmitter Optical Characteristics

($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 4.5\text{ V}$ to 5.5 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Reference
Output Optical Power 62.5/125 μm , NA = 0.275 Fiber	$P_{O, BOL}$	-19	-16.8	-14	dBm	Note 13
	$P_{O, EOL}$	-20		-14	avg.	
Output Optical Power 50/125 μm , NA = 0.20 Fiber	$P_{O, BOL}$	-22.5	-20.3	-14	dBm	Note 13
	$P_{O, EOL}$	-23.5		-14	avg.	
Optical Extinction Ratio			0.001 -50	0.03 -35	% dB	Note 14
Output Optical Power at Logic "0" State	$P_{O("0")}$			-45	dBm avg.	Note 15
Center Wavelength	λ_C	1270	1308	1380	nm	Note 16 Figure 9
Spectral Width–FWHM	$\Delta\lambda$		137	170	nm	Note 16 Figure 9
Optical Rise Time	t_r	0.6	1.0	3.0	ns	Note 16, 17 Figure 9, 10
Optical Fall Time	t_f	0.6	2.1	3.0	ns	Note 16, 17 Figure 9, 10
Duty Cycle Distortion Contributed by the Transmitter	DCD		0.02	0.6	ns p-p	Note 18 Figure 10
Data Dependent Jitter Contributed by the Transmitter	DDJ		0.02	0.6	ns p-p	Note 19
Random Jitter Contributed by the Transmitter	RJ		0	0.69	ns p-p	Note 20

HFBR-2115T Receiver Optical and Electrical Characteristics

($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 4.5\text{ V}$ to 5.5 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Reference
Input Optical Power Minimum at Window Edge	$P_{IN Min. (W)}$		-33.5	-31	dBm avg.	Note 21, Figure 11
	$P_{IN Min. (C)}$		-34.5	-31.8	dBm avg.	Note 22, Figure 8
Input Optical Power Maximum	$P_{IN Max.}$	-14	-11.8		dBm avg.	Note 21
Operating Wavelength	λ	1270		1380	nm	
Duty Cycle Distortion Contributed by the Receiver	DCD		0.02	0.4	ns p-p	Note 10
Data Dependent Jitter Contributed by the Receiver	DDJ		0.35	1.0	ns p-p	Note 11
Random Jitter Contributed by the Receiver	RJ		1.0	2.14	ns p-p	Note 12
Signal Detect–Asserted	P_A	$P_D + 1.5\text{ dB}$		-33	dBm avg.	Note 23, 24 Figure 9
Signal Detect–De-asserted	P_D	-45			dBm avg.	Note 25, 26 Figure 12
Signal Detect–Hysteresis	$P_A - P_D$	1.5	2.4		dB	Figure 9
Signal Detect Assert Time (off to on)	AS_Max	0	55	100	μs	Note 23, 24 Figure 12
Signal Detect De-assert Time (on to off)	ANS_Max	0	110	350	μs	Note 25, 26 Figure 12

Notes:

1. This is the maximum voltage that can be applied across the Differential Transmitter Data Inputs to prevent damage to the input ESD protection circuit.
2. The outputs are terminated with 50 Ω connected to $V_{CC} - 2 V$.
3. The specified signaling rate of 10 MBd to 125 MBd guarantees operation of the transmitter and receiver link to the full conditions listed in the FDDI Physical Layer Medium Dependent standard. Specifically, the link bit-error-ratio will be equal to or better than 2.5×10^{-10} for any valid FDDI pattern. The transmitter section of the link is capable of dc to 125 MBd. The receiver is internally ac-coupled which limits the lower signaling rate to 10 MBd. For purposes of definition, the symbol rate (Baud), also called signaling rate, f_s , is the reciprocal of the symbol time. Data rate (bits/sec) is the symbol rate divided by the encoding factor used to encode the data (symbols/bit).
4. The power supply current needed to operate the transmitter is provided to differential ECL circuitry. This circuitry maintains a nearly constant current flow from the power supply. Constant current operation helps to prevent unwanted electrical noise from being generated and conducted or emitted to neighboring circuitry.
5. This value is measured with an output load $R_L = 10 k\Omega$.
6. This value is measured with the outputs terminated into 50 Ω connected to $V_{CC} - 2 V$ and an Input Optical Power level of -14 dBm average.
7. The power dissipation value is the power dissipated in the transmitter and receiver itself. Power dissipation is calculated as the sum of the products of supply voltage and currents, minus the sum of the products of the output voltages and currents.
8. This value is measured with respect to V_{CC} with the output terminated into 50 Ω connected to $V_{CC} - 2 V$.
9. The output rise and fall times are measured between 20% and 80% levels with the output connected to $V_{CC} - 2 V$ through 50 Ω.
10. Duty Cycle Distortion contributed by the receiver is measured at the 50% threshold using an IDLE Line State, 125 MBd (62.5 MHz square-wave), input signal. The input optical power level is -20 dBm average. See Application Information–Data Link Jitter Section for further information.
11. Data Dependent Jitter contributed by the receiver is specified with the FDDI DDJ test pattern described in the FDDI PMD Annex A.5. The input optical power level is -20 dBm average. See Application Information–Data Link Jitter Section for further information.
12. Random Jitter contributed by the receiver is specified with an IDLE Line State, 125 MBd (62.5 MHz square-wave), input signal. The input optical power level is at the maximum of " $P_{IN Min. (W)}$." See Application Information–Data Link Jitter Section for further information.
13. These optical power values are measured with the following conditions:
 - The Beginning of Life (BOL) to the End of Life (EOL) optical power degradation is typically 1.5 dB per the industry convention for long wavelength LEDs. The actual degradation observed in Avago's 1300 nm LED products is < 1dB, as specified in this data sheet.
 - Over the specified operating voltage and temperature ranges.
 - With HALT Line State, (12.5 MHz square-wave), input signal.
 - At the end of one meter of noted optical fiber with cladding modes removed. The average power value can be converted to a peak power value by adding 3 dB. Higher output optical power transmitters are available on special request.
14. The Extinction Ratio is a measure of the modulation depth of the optical signal. The data "0" output optical power is compared to the data "1" peak output optical power and expressed as a percentage. With the transmitter driven by a HALT Line State (12.5 MHz square-wave) signal, the average optical power is measured. The data "1" peak power is then calculated by adding 3 dB to the measured average optical power. The data "0" output optical power is found by measuring the optical power when the transmitter is driven by a logic "0" input. The extinction ratio is the ratio of the optical power at the "0" level compared to the optical power at the "1" level expressed as a percentage or in decibels.
15. The transmitter provides compliance with the need for Transmit_Disable commands from the FDDI SMT layer by providing an Output Optical Power level of <-45 dBm average in response to a logic "0" input. This specification applies to either 62.5/125 μm or 50/125 μm fiber cables.
16. This parameter complies with the FDDI PMD requirements for the tradeoffs between center wavelength, spectral width, and rise/fall times shown in Figure 9.
17. This parameter complies with the optical pulse envelope from the FDDI PMD shown in Figure 10. The optical rise and fall times are measured from 10% to 90% when the transmitter is driven by the FDDI HALT Line State (12.5 MHz square-wave) input signal.
18. Duty Cycle Distortion contributed by the transmitter is measured at a 50% threshold using an IDLE Line State, 125 MBd (62.5 MHz square-wave), input signal. See Application Information–Data Link Jitter Performance Section of this data sheet for further details.
19. Data Dependent Jitter contributed by the transmitter is specified with the FDDI test pattern described in FDDI PMD Annex A.5. See Application Information–Data Link Jitter Performance Section of this data sheet for further details.
20. Random Jitter contributed by the transmitter is specified with an IDLE Line State, 125 MBd (62.5 MHz square-wave), input signal. See Application Information–Data Link Jitter Performance Section of this data sheet for further details.
21. This specification is intended to indicate the performance of the receiver when Input Optical Power signal characteristics are present per the following definitions. The Input Optical Power dynamic range from the minimum level (with a window time-width) to the maximum level is the range over which the receiver is guaranteed to provide output data with a Bit-Error-Ratio (BER) better than or equal to 2.5×10^{-10} .
 - At the Beginning of Life (BOL).
 - Over the specified operating voltage and temperature ranges.
 - Input symbol pattern is the FDDI test pattern defined in FDDI PMD Annex A.5 with 4B/5B NRZI encoded data that contains a duty-cycle base-line wander effect of 50 kHz. This sequence causes a near worst-case condition for inter-symbol interference.
 - Receiver data window time-width is 2.13 ns or greater and centered at mid-symbol. This worst-case window time-width is the minimum allowed eye-opening presented to the FDDI PHY PM_Data indication input (PHY input) per the example in FDDI PMD Annex E. This minimum window time-width of 2.13 ns is based upon the worst-case FDDI PMD Active Input Interface optical conditions for peak-to-peak DCD (1.0 ns), DDJ (1.2 ns) and RJ(0.76 ns) presented to the receiver.

To test a receiver with the worst-case FDDI PMD Active Input jitter condition requires exacting control over DCD, DDJ, and RJ jitter components that is difficult to implement with production test equipment. The receiver can be equivalently tested to the worst-case FDDI PMD input jitter conditions and meet the minimum output data window time-width of 2.13 ns. This is accomplished by using a nearly ideal input optical signal (no DCD, insignificant DDJ and RJ) and measuring for a wider window time-width of 4.6 ns. This is possible due to the cumulative effect of jitter components

- through their superposition (DCD and DDJ are directly additive and RJ components are rms additive). Specifically, when a nearly ideal input optical test signal is used and the maximum receiver peak-to-peak jitter contributions of DCD (0.4 ns), DDJ (1.0 ns), and RJ (2.14 ns) exist, the minimum window time-width becomes $8.0 \text{ ns} - 0.4 \text{ ns} - 1.0 \text{ ns} - 2.14 \text{ ns} = 4.46 \text{ ns}$, or conservatively 4.6 ns. This wider window time-width of 4.6 ns guarantees the FDDI PMD Annex E minimum window time-width of 2.13 ns under worst-case input jitter conditions to the Avago receiver.
22. All conditions of Note 21 apply except that the measurement is made at the center of the symbol with no window time-width.
 23. This value is measured during the transition from low to high levels of input optical power.
 24. The Signal Detect output shall be asserted, logic-high (V_{OH}), within 100 μs after a step increase of the Input Optical Power. The step will be from a low Input Optical Power, $\leq -45 \text{ dBm}$, into the range between greater than P_A , and -14 dBm . The BER of the receiver output will be 10^{-2} or better during the time, LS_Max (15 μs) after Signal Detect has been asserted. See Figure 12 for more information.
 25. This value is measured during the transition from high to low levels of input optical power. The maximum value will occur when the input optical power is either -45 dBm average or when the input optical power yields a BER of 10^{-2} or better, whichever power is higher.
 26. Signal Detect output shall be deasserted, logic-low (V_{OL}), within 350 μs after a step decrease in the Input Optical power from a level which is the lower of -31 dBm or $P_D + 4 \text{ dB}$ (P_D is the power level at which Signal Detect was de-asserted), to a power level of -45 dBm or less. This step decrease will have occurred in less than 8 ns. The receiver output will have a BER of 10^{-2} or better for a period of 12 μs or until signal detect is de-asserted. The input data stream is the Quiet Line State. Also, Signal Detect will be de-asserted within a maximum of 350 μs after the BER of the receiver output degrades above 10^{-2} for an input optical data stream that decays with a negative ramp function instead of a step function. See Figure 12 for more information.

For product information and a complete list of distributors, please go to our website: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies, Pte. in the United States and other countries. Data subject to change. Copyright © 2006 Avago Technologies Pte. All rights reserved.
5965-3481E April 29, 2006

