



# M0240SD-402MDAR1-3

# **Vacuum Fluorescent Display Module**

**RoHS Compliant** 

Newhaven Display International, Inc.

2511 Technology Drive, Suite 101 Elgin IL, 60124 Ph: 847-844-8795 Fax: 847-844-8796

www.newhavendisplay.com <u>nhtech@newhavendisplay.com</u> <u>nhsales@newhavendisplay.com</u>

STARDARD NAME		NEWHAVEN DISPLAY	DOCUMENT NO.	REV NO.		PAGE 1/20
Document Rev	vision History					
Revision	Date	Descrip	otion		Change	ed By

Revision	Date	Description	Changed By
0	7/27/2003	Initial Release	-
1	3/25/2011	Mechanical drawing updated	AK



## 1. SCOPE

This specification applies to VFD module (Model No: M0240SD-402MDA1-3)

# 2. FEATURES

2.1 LCD compatible interface and mounting holes.

(This VFD module is capable to communicate some different type of bus systems such as i80 (Intel) or M68 (Motorola), 8-bit or 4-bit parallel data.)

- 2.2 High quality of display and luminance.
- 2.3 Compact and light-weight unit by using new VFD technology and flat packed one-chip controller.
- 2.4 +5V single power supply.
- 2.5 Luminance adjustment available by software (4 levels).
- 2.6 8 user definable fonts available (CG-RAM font).
- 2.7 ASCII and Japanese Katakana characters (CG-ROM font).

# 3. GENERAL DESCRIPTIONS

- 3.1 This specification becomes effective after being approved by the purchaser.
- 3.2 When any conflict is found in the specification appropriate action shall be taken upon agreement of both parties.
- 3.3 The expected necessary service parts should be arranged by the customer before the completion of production.

# 4. PRODUCT SPECIFICATIONS

#### 4.1 Type


Table-1

Туре	M0240SD-402MDA1-3
Digit Format	5×8Dot Matrix

#### 4.2 Outer Dimensions, Weight (See Fig-7 on Page 6/20 for details)

			Table-2
	Parameter	Specification	Unit
Outer	Width	$182.0 \pm 1.0$	mm
Outer	Height	$33.5 \pm 1.0$	mm
Dimensions	Thickness	17.6 Max	mm


IAME	0 IN T	ERN	ATIONA					00	3/2
4.3	Specification of the Display	y Pane	el (See Fig-9	on Page 7/2	20 for	details)		Tak	ole-3
	Parameter		Symbol		Spec	ificatior	า	Unit	
	Display size		W*h	137.7	5*14.	5		mm	
	Number of digit		W*H	40 dig	gits*2	line			
	Character Size		W*H	2.15*5	5.34			mm	
	Character Pitch		W*H	3.4*6.	16			mm	
	Dot Size		W*H	0.35*0	0.58			mm	
	Display color		W*H	Green	n (X=0	.250,Y=	0.439)		
4.4 E	Invironment Conditions							Ta	ble-4
	Parameter		Symbol	Min		Ma	ах	Unit	
	Operating temperature		Topr	-40		+85		°C	
	Storage temperature		Tstg	-50		+	95	°C	
	Humidity(operating)		Topr	0		8	5	%	
	Humidity(non-operating)		Hstg	0		9	0	%	
	Vibration(5-55hz)		-	-		4		G	
	shock		-	-		4	0	G	
4.5 A	Absolute Maximum Ratings			_				Та	ble-5
	Parameter		Symbol	Min		N	lax	Unit	
	Supply voltage		Vic	-0.5		6	5.0	Vdc	
	Input signal voltage		Vis	-0.5		Vcc	+0.5	Vdc	
4.6 R	Recommend Operating Cor	nditio	ns				_	Tab	ole-6
	Parameter		Symbol	Min	-	Тур.	Max.	Unit	
	Supply voltage		Vcc	4.5		5.0	5.5	Vdc	
	Input signal voltage		Vis	0		-	Vcc	Vdc	
	Operating temperature		Topr	-20		+25	+70	°C	
4.7 D	C Characteristics (Ta=+25 °C	, Vcc=∙	+5.0Vdc)					Та	ble-7
	Parameter		Symbol	Min.	Тур	р.	Max	Unit	
	Supply current ※)		Icc	-	350	)	450	mA	
	Logical input voltage	Н	Vih	0.7*Vcc					
	Logical input voltage	L	vil	-					
	"H" level input current	Vcc	Iih	20					
	Luminance	L	102 (350)	200 (680)		-	Ft-1 cd/m <sup>2</sup>	2	





REV.NO DOCUMENT NO. PAGE 00


5/20




\*) The third hole (pin #3) can be used for reset input if the soldering pad "jp1" is short-circuited.

(Refer to "Fig 6 System Block Diagram" on next)

No	Signal	No	SIGNAL
1	GND	8	DB1
2	Vcc	9	DB2
3	*/RST	10	DB3
4	RS	11	DB4
5	R/W(/WR)	12	DB5
6	E(/RD)	13	DB6
7	DB0	14	DB7





instruction codes, such as display clear and cursor shift, and address information for DD-RAM and CG-RAM The IR can only be written from the host MPU.DR temporarily stores data to be written into DD-RAM or CG-RAM and temporarily stores data to be read from DD-RAM or CG-RAM. Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation. The DR is also used for data storage when reading data from DD-RAM or CG-RAM. When address information is written into the IR, data is read and then stored into the DR from DD-RAM or CG-RAM by internal operation. Data transfer between MPU is then completed when the MPU reads the DR. After the read, data in DD-RAM or CG-RAM at the next address is send to the DR for the next read from the MPU. By the register selector (RS) signal. These two registers can be selected (See Table-8).

2	N	e	W	H	A	V	E	N		D	1	5	P	L	A	Y
			IN	T	E	R	N	A	T	1	Ö	N	A	E		

DOCUMENT NO. REV.NO PAGE

8/20

00

Table-8 Register Selection

RS	M68	i8	0	Operation
КS	R/W	/RD	/WR	Operation
0	0	1	0	IR write as an internal operation (display clear, ect.)
0	1	0	1	Read busy flag (DB7) and address counter (DB0 to DB6)
1	0	1	0	DR write as an internal operation (DR to DD-RAM or CG-RAM)
1	1	0	1	DR read as an internal operation (DD-RAM or CG-RAM to DR)

#### 5.1.1 Busy Flag (BF)

When the busy flag is 1, the controller is in the internal operation mode, and the next instruction will not be accepted. When RS = 0 and R/W=1 (Table-8), the busy flag is output to DB7.

The next instruction must be written after ensuring that the busy flag is 0.

#### 5.1.2 Address Counter (ACC)

The address counter (ACC) assigns addresses to both DD-RAM and CG-RAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the ACC. Selection of either DD-RAM or CG-RAM is also determined concurrently by the instruction. After writing into (reading from) DD-RAM or CG-RAM, the ACC is automatically incremented by 1 (decremented by 1). The ACC contents are then output to Db0 to Db6 when RS =0 and R/W=1 (See Table-8).

#### 5.1.3 Display Data RAM (DD-RAM)

Display data RAM (DD-RAM) stores display data represented in 8-bit character codes.

The area in DD-RAM that is not used for display can be used as general data RAM.

See Table-9 for the relationships between DD-RAM addresses and positions on the VFD

Table-9 Relation between Digit Position and DD-RAM data

	Left End	2 <sup>nd</sup> Column	3 <sup>rd</sup> column	 39 <sup>th</sup> Column	Right End
1 <sup>st</sup> Row	00H	01H	02H	 26H	27H
2nd	40H	41H	42H	 66H	67H

#### 5.1.4 Character Generator ROM (CG-ROM)

The character generator ROM (CG-ROM) generates character patterns of 5x8 dots from 8-bit character codes (table-10). It can generate 240 kinds of 5x8 dots character patterns.

The character fonts are shown on the following page. The character codes 00H to 0FH are allocated to the CG-RAM.

#### 5.1.5 Character Generator RAM (CG-RAM)

In the character generator RAM (CG-RAM), the user can rewrite character patterns by program.

For  $5 \times 8$  dots and cursor, eight character patterns can be written. Write into DD-RAM the character codes at the

addresses shown as the left column of Table-10 to show

the character patterns stored in CG-RAM.

See Table-11 for the relationship between CG-RAM

addresses and data and display patterns and refer to

Fig-10 for dot assignment of VFD.

Areas that are not used for display can be used as general data RAM

1	2	3	4	5
6	7	8	9	10
11	12	13	14	15
16	17	18	19	20
21	22	23	24	25
26	27	28	29	30
31	32	33	34	35
36	37	38	39	40



DOCUMENT NO. REV.NO PAGE

9/20

00

Upper bits			0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	DB6 DB5		000	$\begin{vmatrix} 0\\ 1 \end{vmatrix}$	01	$\begin{vmatrix} 1\\0 \end{vmatrix}$	$\begin{vmatrix} 1\\0 \end{vmatrix}$	1 1	1	000	0	0 1	$\begin{vmatrix} 0\\1 \end{vmatrix}$	$\begin{vmatrix} 1\\0 \end{vmatrix}$	$\begin{array}{c} 1\\ 0\end{array}$	$\begin{vmatrix} 1 \\ 1 \end{vmatrix}$	$\begin{vmatrix} 1 \\ 1 \end{vmatrix}$
Lower bits	DB3		$\begin{vmatrix} 0\\1 \end{vmatrix}$	$\begin{bmatrix} 1\\0 \end{bmatrix}$	1	0	1	1 0	1	0	1	0	1	0	1	$\begin{bmatrix} 1\\0 \end{bmatrix}$	1
DBO DB1 DB2 DB3	3	0	1	2	3	4	5	6	7	8	9	Α	B	С	D	E	F
0 0 0 0	0	CG-RAM (1)			Ø	Ð	<b>1</b> 000,	ኣ	P	Ä	Æ		100001	Ą	NOR NOR NOR	¢	p
0 0 0 1	1	CG-RAM (2)			1	Ā	Q	Ð	4	Å	**	۵	7	Ŧ	4		q
0 0 1 0	2	CG-RAM (3)		11	2	B		b		Å	£	r	1	ij	x	β	Ø
0 0 1 1	3	CG-RAM (4)		#	3	C		C		á	R	1	ņ	Ţ	ŧ	£	<u></u>
0 1 0 0	4	CG-RAM (5)		\$	4	D	Ĩ	d	t		4	۲,	I.	ŀ	ħ	μ	Ω
0 1 0 1	5	CG-RAM (6)		%	5	E	U	e	u	Name:	O		オ	<b>†</b>	<u></u>	G	ü
0 1 1 0	6	CG-RAM (7)		Ĉ,	6	F	Ų	f	Ų	Ŭ	¢		ħ	NOX NORM		ρ	Σ
0 1 1 1	7	CG-RAM (8)		7	7	G	Ŵ	g	W	ö	¢	7	Ŧ	7	7	9	π
1 0 0 0	8	CG-RAM (1)		(	8	Η	Х	h	Х	ø	NOR NOR	4	ŋ	7	Ņ	ŗ	X
1 0 0 1	9	CG-RAM (2)	ħ	)	9	I	Y	1	у	ø	Ç	ņ	፟	J	lb	-1	ч
1 0 1 0	A	CG-RAM (3)	W 	*	豪豪	J	Ζ	j	ž	Ü	₫	I	]	Ĥ	V	j	Ŧ
1 0 1 1	B	CG-RAM (4)	F	+	8 7	K		k	{	ü	<u>۲</u>	7	ţ	L	Π	X	ħ
1 1 0 0	C	CG-RAM (5)	¥	7	۲	L	¥	1		٦	2	Þ	5		7	¢	m
1 1 0 1	D	CG-RAM (6)	Þ	100001	1000000 1000000	M		M	}	¥	ų	1		ጓ		Ł	ж жолос ж
1 1 1 0	E	CG-RAM (7)	4	*	λ	Ν	٨	n	÷	ψ	Ť	n	t		۲ <sup>4</sup>	ñ	
1 1 1 1	F	CG-RAM (8)	*	/	?	Ū	190000	Ũ	÷	8	₩	IJ	y	7	۵	Ö	

STANDARD
NAME



# NEWHAVEN DISPLAY DOCUMENT NO.

NO. REV.NO PAGE

00 10/20

Table-11 Relationship between	CG-RAM address, Character	Codes (DD-RAM) AND 5*8

#### Dot Character Patterns (CG-RAM)

							atter	<u> </u>		KAN	<i>,</i>											1
				er Co				0	CG-R	AM .	ADD	RES	5				haract					
		(DD	-RA		ATA)											(	CG-R	AM d	ata)			
D	D	D	D	D	D	D	D	Α	A	A	Α	A	A	D	D	D	D	D	D	D	D	
7	6	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
											0	0	0	×	×	×	1	2	3	4	5	
											0	0	1	×	×	×	6	7	8	9	10	
											0	1	0	×	×	×	11	12	13	14	15	Character
0	0	0	0	×	0	0	0	0	0	0	0	1	1	×	×	×	16	17	18	19	20	Pattern(0)
											1	0	0	×	×	×	21	22	23	24	25	
											1	0	1	×	×	×	26	27	28	29	30	
											1	1	0	×	×	×	31	32	33	34	35	
											1	1	1	×	×	×	36	37	38	39	40	
											0	0	0	×	×	×	1	2	3	4	5	
											0	0	1	×	×	X	6	7	8	9	10	
											0	1	0	×	×	×	11	12	13	14	15	
											0	1	1	×	×	×	16	17	18	19	20	Character
0	0	0	0	×	0	0	1	0	0	1	1	0	0	×	×	×	21	22	23	24	25	Pattern (1)
											1	0	1	×	×	×	26	27	28	29	30	
											1	1	0	×	×	X	31	32	33	34	35	
											1	1	1	×	×	×	36	37	38	39	40	
	1			I			1	1	I		1	1	I				1					
											0	0	0	X	×	X	1	2	3	4	5	
											0	0	1	×	×	X	6	7	8	9	10	
												Ŭ	-				Ŭ	,				
																						Character
0	0	0	0	$\times$	1	1	1	1	1	1												Pattern(7)
																						1 autorit(7)

Notes: 1. Character code bits 0 to2 correspond to CG-RAM address bits 3 to 5 (3 bits 8 types).

- 2. CG-RAM address bits 0 to 2 designate the character the patter line position. The 8<sup>th</sup> line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8<sup>th</sup> line If bit 4of the 8<sup>th</sup> line data is 1.1 bit will light up the cursor regardless of the cursor presence
- 3. Character pattern row positions correspond to CG-RAM data bits 0 to 4 (bit 4 being at the left )
- 4. As show Table-11 CG-RAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the display example above can be selected by either character code 00H or 08H
- 5. 1 for CG-ram data corresponds display selection and 0 to non-selection."×" Indicates non-effect.

#### 11/20

## 5.2 Interfacing to the MPU

This VFD module can interface in either two 4-bir operations or one 8-bit operation, thus allowing interfacing with 4-bit or 8-bit MPUs.

\* For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. When to use 4-bit parallel data transfer, DB0 to DB3 keep "H"or "L". The data transfer between the VFD module and the MPU is completed after the 4-bit data has been transferred before the four low order bits (for 8-bit operation. DB0 to DB3).

The busy flag (BF) are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.




Fig 4-biti transfer Example (M68)

\*For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.

#### 5.3 Reset Function

5.3.1 Power-on reset

An internal reset circuit automatically initializes the module when the power is turn on. The following instructions are executed during the initialization.

1) Display clear

Fill the DD-RAM with 20H (Space Code)

2) Set the address counter to 00H Set the address counter (ACC) to point DD-RAM.

STANDARD	MEWHAVEN DISPLAY	DOCUMENT NO.	REV.NO	PAGE
NAME	IN TERNATIONAL		00	12/20
3) Disp	lay on/off control:			
D=	0; Display off			
B=	0; Blinking off			
C=	0; Cursor off			
4) Entry	y mode set:			
L/I	D=1; Increment by 1			
S=	0; No shift			
5) Func	tion set			
IF=	=1; 8-bit interface data			
BF	20=BR1=0; Brightness=100%			
N=	1; 2-line display			
6) CPU	interface type			
W	nen JP0=Open; M68 type (Factory Setting)			
	nen JP0=Short; i80 type			
5.3.2 Ex	ternal			
	r to use this function, a user must connect the sole	• •		
	s open-circuited, this function is not valid and when			· ·
	for external reset input. If low level signal longe	er than 500ns is input	into the hol	e, reset
	t being same as power on reset is executed.			
	lering Land Function			
	oldering lands are prepared on the rear side of P		node of the	display
module	A soldering iron is required to short soldering land	S.		
	11	//		
		//		
		//		
		[ [		
		2		

#### Table-12 of JP2 setting

JP2	FUNCTION
Open	M68 type
Short	I80 type

Parts Side

Table-13 of No 1 and No 2 of JP4 setting

No 1 and No 2 of JP4	No 3 of CN1
Open	No connection
Short	/RESET



#### 6. INSTRUCTIONS

#### 6.1 Outline

Only the instruction register (IR) and data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal (R/W), and the data bus (DB0 to DB7), make up the controller instructions (See Table-13). There are four categories of instructions that:

- designate controller functions, such as display format, data length, ect.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

Normally instructions that perform data transfer with interval RAM are used the most.

However, auto-increment by 1 (or auto-decrement by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed. Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the controller is not in the busy state (BF=0) before sending an instruction from the MPU to the nodule. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself.
 Refer to Table-13 for the list of each instruction execution time.



DOCUMENT NO.

REV.NO PAGE 00

14/20

Table –13 Instruction Set

Instruction		1		1		DDE		1	1		Description
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	-
											Clear all display ar
Display clear	0	0	0	0	0	0	0	0	0	1	sets DD-ram addre
											0 in address counter
Cursor Home	0	0	0	0	0	0	0		1	×	Sets DDRAI address 0 in ACC Also returns th display being shifte to the origin position DD RAM conten remain unchanged
Entry Mode set	0	0	0	0	0	0	0	1	I/D	S	Sets the curse direction an specifies displa shift. Thes operations are durin WR/RD data
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Sets all displa ON/OFF(D),cursor ON/OFF(C),cursor blink of charact position(B)
Cursor or display Shift	0	0	0	0	0	1	S/C	R/L	×	×	Shifts display cursor, keepir DD-RAM contents.
Function set	0	0	0	0	1	IF	N	×	BR1	BR0	Sets data length (IF number of displa lines (N), S brightness lev (BR1, BR0)
CGRAM address Setting	0	0	0	1			A	CG			Sets the CG-RAI address.
DDRAM Address setting	0	0	1				ADD				Sets the DD-RAI address.
Busy flag & address setting	0	1	BF				ACC				Read busy flag (Bl and address count (ACC).





DOCUMENT NO.	REV.NO	PAGE
DOCUMENT NO.	REV.NO	PAGE

00

1 1 Data reading	Data write to CG or DDRAM	1	0		Γ	Data wr	iting		Writes data into CG-RAM or DD-RAM
$\frac{1}{3} UD=0: Decrement$ S=1: Display shift enabled S=0: Cursor shift enabled S=0: Cursor shift enabled S/C=1: Display shift S/C=0: Cursor move R/L=1: Shift to the right R/L=0: Shift to the left IF=1: 8bits NOTE IF=0: 4bits N=1: 2 Lines display BR1, BR0=00: 100% 01: 75% 10: 50% 11: 25% BF=1:Busy (Internally operating). BF=0:Not busy (Instruction acceptable) .: Don't care <b>2 Instruction Description</b> <b>6.2.1</b> Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 1 RS=0, R/W=0 This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line)	Data Read from CG or DDRAM	1	1		Γ	)ata rea	ding		
S=1: Display shift enabled S=0: Cursor shift enabled S=0: Cursor shift enabled S/C=1: Display shift S/C=0: Cursor move R/L=1: Shift to the right R/L=0: Shift to the left IF=1: 8bits **NOTE IF=0: 4bits N=1: 2 Lines display BR1, BR0=00: 100% 01: 75% 10: 50% 11: 25% BF=1:Busy (Internally operating). BF=0:Not busy (Instruction acceptable) .: Don't care 2. Instruction Description 6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 1 RS=0, R/W=0 This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line		I/D=	1: Inc	remen	t				[Abbreviation]
S=0: Cursor shift enabled S/C=1: Display shift S/C=0: Cursor move R/L=1: Shift to the right R/L=0: Shift to the left IF=1: 8bits $\Rightarrow$ NOTE IF=0: 4bits N=1: 2 Lines display N=0:1 Lines display BR1, BR0= 00: 100% 01: 75% 10: 50% 11: 25% BF=1:Busy (Internally operating). BF=0:Not busy (Instruction acceptable) .: Don't care 2. Instruction Description 6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 1 RS=0, R/W=0 This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line		I/D=	0: De	cremei	nt				DD-RAM: Display Data RAM
S/C=1: Display shift S/C=0: Cursor move R/L=1: Shift to the right R/L=0: Shift to the left IF=1: Shift IF=0: 4bits N=1: 2 Lines display BR1, BR0=00: 100% 01: 75% 10: 50% 11: 25% BF=1:Busy (Internally operating). BF=0:Not busy (Instruction acceptable) : Don't care $DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 1 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7$		S=1:	Disp	lay shi	ft enal	oled			CG-RAM: Character Generater
S/C=0: Cursor move R/L=1: Shift to the right R/L=0: Shift to the left IF=1: Shift IF=0: 4bits N=1: 2 Lines display BR1, BR0=00: 100% 01: 75% 10: 50% 11: 25% BF=1:Busy (Internally operating). BF=0:Not busy (Instruction acceptable) : Don't care 2.2 Instruction Description 6.2.1 Display Clear $DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 1 RS=0, R/W=0$ This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line)		S=0:	Curs	or shif	t enab	led			RAM
		S/C=	1: Di	splay s	shift				ACG: CG-RAM Address
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		S/C=	0: Cu	ursor m	nove				ADD: DD-RAM Address
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		R/L=	=1: Sł	nift to t	he rigl	ht			ACC: Address Counter
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		R/L=	=0: Sł	nift to t	he left				
$N=1: 2 \text{ Lines display} \\ N=0:1 \text{ Lines display} \\ BR1, BR0=00: 100\% \\ 01: 75\% \\ 10: 50\% \\ 11: 25\% \\ BF=1:Busy (Internally operating). \\ BF=0:Not busy (Instruction acceptable) \\ .: Don't care \\ \hline 22 \text{ Instruction Description} \\ 6.2.1 \text{ Display Clear} \\ \hline DB7 DB6  DB5  DB4  DB3  DB2  DB1  DB0 \\ \hline 0  0  0  0  0  0  1 \\ RS=0, R/W=0 \\ \hline This instructions \\ (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). \\ (2) Clears the contents of the address counter (ACC) to 00H. \\ (3) Sets the display for zero character shift (returns original position). \\ (4) Sets the address counter(ACC) to point to the DD-RAM. \\ (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line) \\ \hline Rue = 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1$		IF=1	: 8bit	s					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	<b>*</b> NOTE	IF=0	: 4bit	S					
BR1, BR0= 00: 100% 01: 75% 10: 50% 11: 25% BF=1:Busy (Internally operating). BF=0:Not busy (Instruction acceptable) .: Don't care 2.2 Instruction Description 6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 1 RS=0, R/W=0 This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line		N=1:	: 2 Li	nes dis	play				
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		N=0:	1 Lir	nes disp	olay				
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		BR1,	, BR(	)= 00:	100%	6			
$\begin{array}{c c} 11: 25\% \\ BF=1:Busy (Internally operating). \\ BF=0:Not busy (Instruction acceptable) \\ .: Don't care \end{array}$				01:	75%				
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$				10:	50%				
$BF=0:Not busy (Instruction acceptable) \\ \therefore Don't care$ $2 Instruction Description$ $6.2.1 Display Clear$ $DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 \\ 0 0 0 0 0 0 1$ $RS=0, R/W=0$ This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line)									
.: Don't care.: Don't care: Don't care: Description6.2.1 Display ClearDB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 $0$ $0$ $0$ $0$ $0$ $0$ $0$ $10$ $0$ $0$ $0$ RS=0, R/W=0This instructions(1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character).(2) Clears the contents of the address counter (ACC) to 00H.(3) Sets the display for zero character shift (returns original position).(4) Sets the address counter(ACC) to point to the DD-RAM.(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line					-	-			
.2 Instruction Description 6.2.1 Display Clear DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 $0 0 0 0 0 0 1$ $RS=0, R/W=0$ This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line				-	Instru	ction a	cceptab	ole)	
<ul> <li>6.2.1 Display Clear</li> <li>BB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0</li> <li>0 0 0 0 0 0 0 1</li> <li>RS=0, R/W=0</li> <li>This instructions</li> <li>(1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character).</li> <li>(2) Clears the contents of the address counter (ACC) to 00H.</li> <li>(3) Sets the display for zero character shift (returns original position).</li> <li>(4) Sets the address counter(ACC) to point to the DD-RAM.</li> <li>(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line)</li> </ul>		.: Do	on' t	care					
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 1 RS=0, R/W=0 This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line	.2 Instruction	Desc	cript	ion					
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 1 RS=0, R/W=0 This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line	6.2.1 Display	Clear							
0       0       0       0       0       0       1         RS=0, R/W=0         This instructions         (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character).         (2) Clears the contents of the address counter (ACC) to 00H.         (3) Sets the display for zero character shift (returns original position).         (4) Sets the address counter(ACC) to point to the DD-RAM.         (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line)			DB5	DB4	DB3	DB2	DB1	DB0	
RS=0, R/W=0 This instructions (1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character). (2) Clears the contents of the address counter (ACC) to 00H. (3) Sets the display for zero character shift (returns original position). (4) Sets the address counter(ACC) to point to the DD-RAM. (5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line			-						
<ul> <li>This instructions</li> <li>(1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character).</li> <li>(2) Clears the contents of the address counter (ACC) to 00H.</li> <li>(3) Sets the display for zero character shift (returns original position).</li> <li>(4) Sets the address counter(ACC) to point to the DD-RAM.</li> <li>(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line)</li> </ul>		-	0	0	0	0	0	I	
<ul> <li>(1) Fills all locations in the display data RAM (DD-RAM) with 20H (Blank-character).</li> <li>(2) Clears the contents of the address counter (ACC) to 00H.</li> <li>(3) Sets the display for zero character shift (returns original position).</li> <li>(4) Sets the address counter(ACC) to point to the DD-RAM.</li> <li>(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line).</li> </ul>	<i>,</i>								
<ul> <li>(2) Clears the contents of the address counter (ACC) to 00H.</li> <li>(3) Sets the display for zero character shift (returns original position).</li> <li>(4) Sets the address counter(ACC) to point to the DD-RAM.</li> <li>(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line).</li> </ul>				1. 1.	1. 4 . 1			<b>10</b> 4	1 2011 (D1 1 1 1
<ul> <li>(3)Sets the display for zero character shift (returns original position).</li> <li>(4) Sets the address counter(ACC) to point to the DD-RAM.</li> <li>(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line).</li> </ul>	. ,							,	In 20H (Blank-character).
<ul><li>(4) Sets the address counter(ACC) to point to the DD-RAM.</li><li>(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line)</li></ul>									osition)
(5) If the cursor is displayed, moves the cursor to the left most character in the top line (upper line		-							,sitton).
	(4) Sets the add				-				t character in the ton line (unner line)
	. ,	r is msr			-0			-10 1105	commenter in the top into (upper into
	(5) If the cursor					cremer	nt on th	e each a	access of DD-RAM or CG-RAM

STANDARD			NE	WH/	AVE	N D	ISPL	AY.	DOCUME	NT NO.	REV.NO	PA
NAME		Ľ		NTE	RN	ATIO	NAL	and a set			00	16/
6.2.2 Cur	sor Ho	ome										1
	DB7	DB6	DB5	DB4	DB3 I	DB2 I	DB1 DI	B0				
	0	0	0	0	0	0	$1 \rightarrow$	<				
	R	S=0 R	k/W=0						02H to 03H	X · Do	n't care	
This inst		-	0 11 0						0211 10 0311	. Do	n e curc	
(1) Clea			ts of th	e addr	ess coi	unter (A	ACC) to	00H.				
(2) Sets							<i>,</i>					
(3) Sets	the dis	play f	or zero	charac	cter sh	ift (retu	ırns orig	ginal po	osition).			
(4) If th	e curso	r is di	splayed	l, move	es the	left mo	st chara	icter in	the top line (up	per line).		
6.2.3 Ent	ry Mo	de Se	t									
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0				
	0	0	0	0	0	1	I/D	S				
	RS	5=0, R	/W=0						04H t	o 07H		
I/D=1: T I/D=0: T The S bi S=1:	<sup>°</sup> he add <sup>°</sup> he add t enabl Displa	ress co ress co e displ y shift	ounter ( lay shif t enable	(ACC) (ACC) ft, inste ed.	is dec	rement	ed.	fter eac	h write or read	to the DD	P-RAM.	
I/D=1: T I/D=0: T The S bi S=1: S=0: The dire For exan DD-RAI maintain	The add The add t enable Displa Curson ction ir mple, in M. How	ress co ress co e displ y shift shift shift h whice f S=0 vever is sition o	bunter ( bunter ( lay shift enabled h the d and I/I if S=1 a on pane	(ACC) (ACC) ft, inste ed. d. isplay D=1, tl and I/D el.	is dec ead of e is shift he cur D=1, th	rement cursor s ted is o sor wo e displa	ed. shift , at pposite uld shi ay woul	in sens ft one ld shift	h write or read the to that of the character to the one character to ed by I/D dur	cursor. e right aft o the left a	er a MPU w and the curso	r wo
I/D=1: T I/D=0: T The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur	The add The add t enable Displa Curson ction ir nple, it M. How t its pos sor wi	ress co ress co e displ y shift shift n whic f S=0 vever i sition o ll alre	bunter ( bunter ( lay shift enable enable h the d and I/) if S=1 a on pane eady b	(ACC) (ACC) ft, inste ed. d. isplay D=1, the and I/D el. e shift	is dec ead of e is shift he cur D=1, th ted in	rement cursor s ted is o sor wo e displa the di	ed. shift , as pposite uld shi ay woul rection	in sens ft one ld shift select	te to that of the character to the one character to	cursor. e right aft o the left a ring reads	er a MPU w and the curso s of the DI	r wo
I/D=1: T I/D=0: T The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot	The add The add t enable Displa Curson ction ir nple, i: M. How its pos sor wi ive of t h lines	ress co ress co e displ y shift shift shift f S=0 vever i sition o ll alre the val are sh	bunter ( bunter ( lay shift enabled h the d and I/) if S=1 a bun pane eady b lue of S ifted si	(ACC) (ACC) ft, inste ed. d. isplay D=1, th and I/D el. e shift S. Simil imultar	is dec ead of e is shift he cur D=1, th ted in larly re neously	rement cursor s ted is o sor wo e displa the di eading	ed. shift, as pposite uld shi ay woul rection and wri	in sens ft one ld shift select ting the	te to that of the character to the one character to ed by I/D dur cCG-RAM alw	cursor. e right aft o the left a ring reads	er a MPU w and the curso s of the DI	r wo
I/D=1: T I/D=0: T The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot	The add The add t enable Displa Curson ction ir nple, i: M. How its pos sor wi ive of t h lines	ress co ress co e displ y shift shift shift f S=0 vever i sition o ll alre the val are sh	bunter ( bunter ( lay shift enabled h the d and I/) if S=1 a bun pane eady b lue of S ifted si	(ACC) (ACC) ft, inste ed. d. isplay D=1, th and I/D el. e shift S. Simil imultar	is dec ead of e is shift he cur D=1, th ted in larly re neously	rement cursor s ted is o sor wo e displa the di eading	ed. shift , as pposite uld shi ay woul rection	in sens ft one ld shift select ting the	te to that of the character to the one character to ed by I/D dur cCG-RAM alw	cursor. e right aft o the left a ring reads	er a MPU w and the curso s of the DI	r wo
I/D=1: T I/D=0: T The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot	The add The add t enable Displa Curson ction ir nple, i: M. How its pos sor wi ive of t h lines	ress co ress co e displ y shift shift shift f S=0 vever i sition o ll alre the val are sh	bunter ( bunter ( lay shift enabled h the d and I// if S=1 a bun pane eady b lue of S ifted si ove and	(ACC) (ACC) ft, inste ed. d. isplay D=1, tl and I/D el. e shift S. Simil imultar d Displ	is dec ead of of is shift he cur D=1, th ted in larly ro neously lay shi	rement cursor s ted is o sor wo e displa the di eading	ed. shift, as pposite uld shi- ay woul rection and wri e "Entr	in sens ft one ld shift select ting the	te to that of the character to the one character to ed by I/D dur cCG-RAM alw	cursor. e right aft o the left a ring reads rays shift t	er a MPU w and the curso s of the DE the cursor.	r wc
I/D=1: T I/D=0: T The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot Table	The add The add t enable Displa Curson ction ir nple, i: M. How i its pos sor wi ive of t h lines -14 Cur	ress co ress co e displ y shift shift shift shift f S=0 vever i sition o ll alre the val are sh	bunter ( bunter ( lay shift enabled enabled h the d and $I/I$ if S=1 a but of S lue of S lifted si ove and Aft e curs	(ACC) (ACC) ft, inste ed. d. isplay D=1, tl and I/D el. e shift S. Simi imultar d Displ ter wri	is dec ead of o is shift he cur D=1, th ted in larly ro neously lay shi ting D	ted is o sor wo e displa the di eading y. ft by th D-RAM	ed. shift, as pposite uld shi- ay woul rection and wri e "Entr	in sens ft one ld shift select ting the y Mode	te to that of the character to the one character to ed by I/D dur e CG-RAM alw e Set"	cursor. e right aft o the left a ring reads vays shift t ling DD-F	er a MPU wand the curso s of the DE the cursor.	r wo
I/D=1: T I/D=0: T The S bi S=1: S=0: The dire For exan DD-RAI maintain The cur irrespect Also bot Table	The add The add t enable Displa Curson ction in mple, in M. How the tisp pos sor wi tive of the h lines -14 Cur S	ress co ress co e displ y shift shift shift shift f S=0 vever i sition o ll alre the val are sh are sh csor mo Th lef	bunter ( bunter ( lay shift enabled h the d and I/) if S=1 a but of S lue of S lue of S lifted si ove and Aff e curs t. e curs	(ACC) (ACC) ft, inste ed. d. isplay D=1, tl and I/D el. e shift S. Simi imultar d Displ ter writ or mor	is dec ead of o is shift he cur D=1, th ted in larly ro neously lay shi ting D ves on	ted is of sor wo e displa the di eading y. ft by th D-RAM ne char	ed. shift, at pposite uld shi ay woul rection and wri e "Entr A data	in sens ft one ld shift select ting the y Mode	e to that of the character to the one character to ed by I/D dur e CG-RAM alw e Set" After reac The cursor mo	cursor. e right aft o the left a ring reads vays shift t ding DD-F	er a MPU wand the curso s of the DE the cursor. RAM data haracter	r wo
I/D=1: T I/D=0: T The S bi S=1: S=0: The dire For exar DD-RAI maintain The cur irrespect Also bot Table	The add The add t enable Displa Curson ction ir nple, ir M. How tits pos sor wi tive of t h lines -14 Cur S 0	ress co ress co e displ y shift shift shift f S=0 vever i sition o ll alre the val are sh rsor mo Th lef Th rig Th	bunter of bunter of lay shift enabled h the d and I/J if S=1 a fon pane bady bo lue of S ifted si ove and Aff e curse t. e curse ht.	(ACC) (ACC) ft, inste ed. d. isplay D=1, tl and I/D el. e shift d. Simil imultar d Displ ter writ or motor or motor	is dec ead of of is shift he cur D=1, th ted in larly ro neously lay shi ting D ves on ves on ifts or	ted is o sor wo e displa the di eading y. ft by th D-RAN ne chan ne chan	ed. shift, at pposite uld shi: ay woul rection and wri <u>e "Entr</u> A data racter t	in sens ft one ld shift select ting the y Mode o the o the	e to that of the character to the one character to ed by I/D dur e CG-RAM alw e Set" After reac The cursor mo to the left. The cursor m	cursor. e right aft o the left a ring reads rays shift t ding DD-F oves one c	er a MPU wand the curso s of the DE the cursor. RAM data haracter e character	r wo

AME	)		-NE	WHA		V D	SPL	AY	DOCUMENT NO		PAG
										00	17/2
6.2.4 Dis	splay C DB7			DB4	DB3	DB2	DB1	DB0			
	0	0	0	0	1	D	С	В			
	R	S=0, R	/w=0						08H to 0FH ×: Don't ca		
This instru	uction c	ontrols	s vario	us featu	ires of	the dis	play.			di C	
	: Displa				Displa		1 9				
C=1	: Curson	r on		C=0:	Curson	off.					
	: Blinki	-			: blinki	-					
									display of a characte	er.	
The curso			-	-	about	1.0 Hz	and D	UTY 50	%)		
6.2.5 Cu		DB6		DB4	DB3		DB1	DB0			
	0	0	0	1	S/C	R/L	0	0			
	RS	S=0, R	/W=0						10H to 1FH		
This in		,		a <b>n</b> 1a	and/on a		the out		$\times$ : Don't care		t noo die
	struction	n shifts		isplay a	and/or 1	moves	the cur	sor on c			ıt readir
or writi	struction	n shifts RAM.	s the di						×: Don't care haracter to the left o	or right, withou	ıt readir
or writi The S/C	struction ng DD- C bit sel	n shifts RAM. ects m	s the di	nt of th	e cursc				$\times$ : Don't care	or right, withou	ıt readir
or writi	struction ng DD- C bit sel Shift bo	n shifts RAM. ects mo oth cur	s the di oveme sor and	nt of th	e cursc				×: Don't care haracter to the left o	or right, withou	ıt readir
or writi The S/C S/C=1: S/C=0:	struction ng DD- C bit selo Shift bo Shift cu	n shifts RAM. ects m oth cur ursor of	s the di oveme sor and nly	nt of th 1 displa	e cursc ly	or or m	ovemen	nt of bot	×: Don't care haracter to the left o	or right, withou	ıt readir
or writi The S/C S/C=1: S/C=0:	struction ng DD- C bit sel Shift bo Shift cu L bit sel	n shifts RAM. ects mo oth cur ursor of ects let	s the di oveme sor and nly ft ward	nt of th 1 displa l or righ	e cursc ly	or or m	ovemen	nt of bot	×: Don't care haracter to the left o h the cursor and the	or right, withou	ıt readir
or writi The S/C S/C=1: S/C=0: The R/I	struction ng DD- C bit sel Shift bo Shift cu L bit sel Shift on	n shifts RAM. ects mo oth cur ursor of ects lef ne chan	s the di oveme sor and nly ft ward racter r	nt of th 1 displa l or righ ight	e cursc ly	or or m	ovemen	nt of bot	×: Don't care haracter to the left o h the cursor and the	or right, withou	ıt readir
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0:	struction ng DD- C bit sel Shift bo Shift cu L bit sel Shift on Shift on	n shifts RAM. ects mo oth cur ursor o ects le ne chan ne chan	s the di oveme sor and nly ft ward racter r racter l	nt of th l displa l or rigl ight eft	e cursc ly	or or m	ovemen	nt of bot	×: Don't care haracter to the left o h the cursor and the	or right, withou	ıt readir
or writi The S/C S/C=1: S/C=0: The R/I R/L=1:	struction ng DD- C bit sel Shift bo Shift cu L bit sel Shift on Shift on	n shifts RAM. ects mo oth cur ursor o ects le ne chan ne chan	s the di oveme sor and nly ft ward racter r racter l	nt of th l displa l or rigl ight eft	e cursc ly	or or m	ovemen	nt of bot	×: Don't care haracter to the left o h the cursor and the	or right, withou	ıt readir
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0:	struction ng DD- C bit sel Shift bo Shift cu L bit sel Shift on Shift on	n shifts RAM. ects mo oth cur irsor or ects le: ne chai ne chai ne chai	s the di oveme sor and nly ft ward racter r racter l	nt of th l displa l or rigl ight eft ft	e cursc ly	or or m	ovemen	nt of bot	×: Don't care haracter to the left o h the cursor and the	or right, withou	t readin
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0: Table-1	struction ng DD- C bit sel Shift bo Shift cu L bit sel Shift on Shift on 5 Cursc	n shifts RAM. ects mo oth cur irsor of ects let ne chan ne chan or/Disp	s the di oveme sor and nly ft ward racter r racter l lay shi	nt of th l displa l or rigl ight eft ft	e cursc ly nt ward	move	ovemen ment of	nt of bot	×: Don't care haracter to the left of h the cursor and the blay and/or cursor.	or right, withou	t readin
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0: Table-1 S/C	struction ng DD- C bit sel Shift bo Shift ou Shift on Shift on 5 Curso R/L	n shifts RAM. ects mo oth cur ursor of ects le ne chan ne chan or/Disp Cu Mo	s the di oveme sor and nly ft ward racter r racter l lay shi rsor sh	nt of th l displa l or righ ight eft ft	e curso ly nt ward	the left	ovement of	nt of bot	×: Don't care haracter to the left of h the cursor and the olay and/or cursor.	or right, withou	t readir
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0: Table-1 S/C 0	struction ng DD- C bit sel Shift bo Shift ou Shift on Shift on 5 Curso R/L 0	n shifts RAM. ects mo oth cur ursor of ects le ne chan ne chan or/Disp Cu Mo	s the di oveme sor and nly ft ward racter r racter 1 lay shi rsor sh	nt of th l displa l or righ ight eft ft ift e charae	e curso y nt ward cter to	the left	ovemen ment of t	nt of bot	<ul> <li>×: Don't care haracter to the left of the cursor and the oblay and/or cursor.</li> <li>Display shift</li> <li>No shift</li> </ul>	or right, withou display.	ıt readir
or writi The S/C S/C=1: S/C=0: The R/I R/L=1: R/L=0: Table-1 S/C 0 0	struction ng DD C bit sel- Shift bo Shift or Shift on Shift on 5 Cursco R/L 0 1	n shifts RAM. ects mo oth cur ursor or ects le: ne chan ne chan or/Disp Cu Mo Mo	s the di oveme sor and nly ft ward racter r racter 1 lay shi rsor sh ove one ift one	nt of th l displa l or righ ight eft ft ift e charac charac	e curso y nt ward cter to ter to th	the left	ovement ment of t ht with di	nt of bot	<ul> <li>×: Don't care haracter to the left of the cursor and the cursor and the olay and/or cursor.</li> <li>Display shift</li> <li>No shift</li> <li>No shift</li> </ul>	or right, withou display.	

STANDARD			-N E	WH.	AVE	ND	ISPL	AY.	DOCUMENT NO.	REV.NO	PAG
`NAME		Ľ	and Males And	INT	ERN	ATIC	NAL	Sin Lines		00	18/2
6.2.6.Fu	nction	Set									
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	_		
	0	0	1	IF	N	×	BR1	BR2			
	R d	∟ S=0, R	/W=0						20H to 3FH		
	IX.	5 0, K							×: Don't care	2	
This ins	truction	n sets	width	of data	ı bus li	ne (wh	en to u	se naral	llel interface. IM=1). Th		disnl
line and					. 045 11	ne.(wh	en to u	se puiu	ier interface. fivr 1). fr		uispi
	-				em. and	d must	be the	first inst	truction executed after p	ower-on.	
The IF b				•							
				face usi							
				face usi	-						
The N b					e						
						-	•	to A80	)		
					-		-		. A41 to A80 fixed Low	level.)	
			-		-		-		se width of Anode outpu	·	
			BR	1	BRO	)		Bright	iness		
			0		0			10	0%		
			0		1			7	5%		
			1		0			50	0%		
			1		1			2:	5%		
6.2.7 S	et CG	-RAN	M Ad	dress							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	-		
	0	1			AC	G					
	R	S=0, R	/W=0						40H to 7FH		
		, .							×: Don't care	3	
This instr	uction										
(1) Load	a new	60bit	addres	ss into t	he add	ress co	unter (A	ACC).			
(2) Sets t								,			
				. ,					ents of the address cou	inter (ACC)	will
automatic	ally m	odifie	d after	every a	access	of CG-	RAM,	as deteri	mined by the "Entry Mo	de Set" instr	uction
The activ	ve widt	h of th	ne addi	ress cou	unter (A	ACC),	when it	is addre	essing CG-RAM, is 6-bi	it, so the cou	nter w
wrap aro	und to	00H fi	rom 3I	FH if m	ore tha	n 64 b	ytes of	data are	written to CG-RAM		
6.2.8 S	et DD	-RAN	/ Add	lress							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	1				ADI	)			]		
			/₩/_0						9011 to A 711 (1	Lina)	
	K	S=0, R	⊿w=0						80H to A7H (1 C0H to E7h (2	<i>,</i>	
									X: Don't care	-	

DOCUMENT NO.	REV.NO	PAGE
	00	19/20

This instruction

**STANDARD** 

NAME

(1) Loads a new 7-bit address into the address counter (ACC).

(2) Sets the address counter (ACC) to point to the DD-RAM.

Once the "Set DD-RAM Address" instruction has been executed, the contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

Table-16 Valid DD-RAM address Ranges

	Number of Character	Address Range
1 <sup>st</sup> line	40	00H to 27H
2 <sup>nd</sup> line	40	40H to 67H

#### 6.2.9 Read Busy Flag and Address

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
BF				ACC	2		

RS=0, R/W=1

Read busy flag and address reads the flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress.

BF=1: busy state

BF=0: ready for next instruction, command receivable.

The next instruction will not be accepted until BF is reset to 0.Check the BF status before the next write operation. At the same time, the value of the address counter (ACC) in binary AAAAAAA is read out. This address counter (ACC) is used by both CG-RAM and DD-RAM address and its value is determined by the previous instruction. The address counter are the same as for instructions set CG-RAM address and set DD-RAM address.

6.2.10 Write Data to CG or DD-RAM

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
---------------------------------	--	-----	-----	-----	-----	-----	-----	-----	-----

Data Read

RS=1, R/W=0

This instruction writes 8-bit binary data (DB7 to DB0) from CG-RAM or DD-RAM.

The previous designation determines whether CG-RAM or DD-RAM is to be read.

Before entering this read instruction, either CG-RAM or DD-RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor shift instruction (when reading out DD-RAM). The operation of the cursor shift instruction is the same as the set DD-RAM address instruction. After a read, the entry mode automatically increases or decreases the address by 1.

Note: The address counter (ACC) is automatically incremented or decremented by 1 after the write instructions to CG-RAM or DD-RAM are executed. The RAM data selected by the ACC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD-RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.

### 7.0 PERATING RECOMMENDATIONS

- 7.1 Avoid applying excessive shock or vibration beyond the specification for the VFD module.
- 7.2 Since VFDs are made of glass material, careful handling is required.i.e. Direct impact with hard material to the glass surface (especially exhaust tip) may crack the glass.
- 7.3 When mounting the VFD module to your system, leave a slight gap between the VFD glass and your front panel. The module should be mounted without stress to avoid flexing of the PCB.
- 7.4 Avoid plugging or unplugging the interface connection with the power on, otherwise it may cause the severe damage to input circuitry.
- 7.5 Slow starting power supply may cause non-operation because one chip Micro won't be reset.
- 7.6 Exceeding any of maximum ratings may cause the permanent damage.
- 7.7 Since the VFD modules contain high voltage source, careful handing is required during powered on.
- 7.8 When the power is turned off, the capacitor dose not discharge immediately. The high voltage applied to the VFD must not contact to the ICs. And the short-circuit of mounted components on PCB within 30 times the specified current consumption when the power is turned on.
- 7.9 The power supply must be capable of providing at least 3 times the rated current, because the surge current can be more than 3 times the specified current consumption when the power is turned on.
- 7.10 Avoid using the module where excessive noise interference is expected. Noise may affects the Interface signal and causes improper operation. And it is important to keep the length of the interface cable less than 50cm.
- 7.11 Since all VFD modules contain C-MOS ICs, anti-static handing procedures are always required.