



M0120SD-201MDB1-1

Vacuum Fluorescent Display Module

RoHS Compliant

Newhaven Display International, Inc.

2511 Technology Drive, Suite 101 Elgin IL, 60124 Ph: 847-844-8795 Fax: 847-844-8796

www.newhavendisplay.com <u>nhtech@newhavendisplay.com</u> <u>nhsales@newhavendisplay.com</u>

Downloaded from Elcodis.com electronic components distributor

STANDARD	NEWHAVEN DISPLAY	DOCUMENT NO.	REV. NO	PAGE
NAME	INTERNATIONAL INTERNATIONAL			1/19

1. SCOPE

This specification applies to VFD module

2. FEATURES

- $2.\,1$ Since a DC/DC converter is used, only+5Vdc power source is required to operate the module.
- 2.2 High quality display and luminance.
- $2.\,3$ ASCII and Japanese characters (CG-ROM font).

3. GENERAL DESCRIPTIONS

- 3.1 This specification becomes effective after being approved by the purchaser.
- 3.2 When any conflict is found in the specification, appropriate action shall be taken upon agreement of both parties.
- 3.3 The expected necessary service parts should be arranged by the customer before the completion of production.

4. PRODUCT SPECIFICATIONS

4.1 Type

	Table_1
Туре	
Digit Format	5*7 Dot Matrix

4.2 Outer Dimensions, Weight (See Fig_7 on page 5/11 for details)

Table_2

Parameter		Specification	Unit
Outer	Width	150.0 ± 1.0	mm
Dimensions Height		32.0 ± 1.0	mm
Thickness		25.5 Max	mm
Weight		Typical 60	g

STANDARD

NAME

	DOCUMENT
NEWHAVEN DISPLAY	NO.
INTERNATIONAL	

2/19

PAGE

4.3 Specifications of the Display Panel

Table 3

			_
Parameter	-	Specification	Unit
Display Size	(W*H)	92. 7*4. 9	mm
Number of Digit		20 Digits*1 Line	-
Character Size	(W*H)	3. 4*4. 9	mm
Character Pitch		4.7	mm
Dot Size		0.4*0.4	mm
Display Color		Blue-Green(505 nm)	-

4.4 Environment Conditions

Table_4

Parameter	Symbol	Min.	Max.	Unit
Operating Temperature	Topr	-40	+85	°C
Storage Temperature	Tstg	-50	+95	°C
Humidity (Operating)	Hopr	0	85	%
Humidity(Non-operating)	Hstg	0	90	%
Vibration (10 \sim 55 Hz)			4	G
Shock			40	G

4.5 Absolute Maximum Ratings

Table_5 Min. Parameter Symbol Max. Unit Supply Voltage Vcc -0.3 5.5 Vdc Input Signal Voltage Vis -0.3 5.5 Vdc


4.6 Recommend Operating Conditions


					Table_6
Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	Vdc
Signal(Logic)Input Voltage	Vis	0	_	Vcc	Vdc
Operating Temperature	Topr	-20	+25	+70	°C


4.7 DC Characteristics (Ta=+25°C, Vcc=+5.0Vdc)


_						Table_7
Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Supply Current ※)		Icc	_	200	250	mA
Logic Input	"H" Level	Vih	0.7*Vcc	_	-	Vdc
Voltage	"L" Level	Vil	-	_	0.3*Vcc	Vdc
Luminance	·	L	100	200	_	Ft-L
						(cd/m^2)

 $\circledast) The surge current can be approx.3 times the specified supply current at power on .$









5. FUNCTION DESCRIPTIONS

5.1 Registers in VFD Controller

The VFD controller has two 8-bit registers, an instruction register (IR) and a data register (DR). IR stores instruction codes, such as display clear and cursor shift, and address information for DD-RAM and CG-RAM. The IR can only be written from the host MPU. DR temporarily stores data to be written into DD-RAM or CG-RAM and temporarily stores data to be read from DD-RAM or CG-RAM. Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation. The DR is also used for data storage when reading data from DD-RAM or CG-RAM. When address information is written into the IR, data is read and then stored into the DR from DD-RAM or CG-RAM by internal operation. Data transfer between MPU is then completed when the MPU reads the DR. After the read, data in DD-RAM or CG-RAM at the next address is sent to the DR for the next read from the MPU. By the register selector (RS) signal, these two registers can be selected (See Table-8).

		DOCUMENT
STANDARD	NEWHAVEN DISPLAY	NO.
NAME	INTERNATIONAL	

Table-8 Register Selection

DC	M68	i80		Orentier	
RS	R/W	/RD	/WR	Operation	
0	0	1	0	IR write as an internal operation (display clear, ect.)	
0	1	0	1	Read busy flag (DB7) and address counter (DB0 to DB6)	
1	0	1	0	DR write as an internal operation (DR to DD-RAM or CG-RAM)	
1	1	0	1	DR read as an internal operation (DD-RAM or CG-RAM to DR)	

5.1.1 Busy Flag (BF)

When the busy flag is 1, the controller is in the internal operation mode, and the next instruction will not be accepted. When RS =0 and R/W=1 (Table-8), the busy flag is output to DB7.

The next instruction must be written after ensuring that the busy flag is 0.

5.1.2 Address Counter (ACC)

The address counter (ACC) assigns addresses to both DD-RAM and CG-RAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the ACC. Selection of either DD-RAM or CG-RAM is also determined concurrently by the instruction. After writing into (reading from) DD-RAM or CG-RAM, the ACC is automatically incremented by 1 (decremented by 1). The ACC contents are then output to Db0 to Db6 when RS =0 and R/W=1 (See Table-8).

5.1.3 Display Data RAM (DD-RAM)

Display data RAM (DD-RAM) stores display data represented in 8-bit character codes.

The area in DD-RAM that is not used for display can be used as general data RAM.

See Table-9 for the relationships between DD-RAM addresses and positions on the VFD

Table-9 Relation between Digit Position and DD-RAM data

	Left End	2 nd Column	3 rd column	 15 th Column	Right End
1 st Row	00H	01H	02H	 0EH	13H

5.1.4 Character Generator ROM (CG-ROM)

The character generator ROM (CG-ROM) generates character patterns of 5x7 dots from 8-bit character codes (table-10). It can generate 240 kinds of 5x7 dots character patterns.

The character fonts are shown on the following page. The character codes 00H to13H are allocated to the CG-RAM.

5.1.5 Character Generator RAM (CG-RAM)

In the character generator RAM (CG-RAM), the user can rewrite character patterns by program. For 5×7 dots and cursor, eight character patterns can be

written. Write into DD-RAM the character codes at the

addresses shown as the left column of Table-10 to show

the character patterns stored in CG-RAM.

See Table-11 for the relationship between CG-RAM addresses and data and display patterns and refer to

Fig-10 for dot assignment of VFD.

Areas that are not used for display can be used as general data RAM

1	2	3	4	5
6	7	8	9	10
11	12	13	14	15
16	17	18	19	20
21	22	23	24	25
26	27	28	29	30
31	32	33	34	35

	NDA			•	NEW	A	VE	N			LA	Y	DO	CUME NO.	.NT	R	EV. N	10	Р	AGE
N	IAME																		8/1	9
ıble-	-10	Char	acter	s Font	t Table (O	CG-I	ROM	1)an	d CO	G-R	AM	cod	es							
$\overline{\ }$	Upp	er b	its	DB7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	\swarrow			DB6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
		$\overline{\ }$		DB5	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
Lowe	er t	oits		DB4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
DB0	DB1	DB2	DB3		0	1	2	3	4	5	6	7	8	9	Α	B	С	D	E	F
0	0	0	0	0	CG-RAM (1)	1		Ø	Ũ	p	٩,	p	Ä	Æ		MONOM	Ŋ		¢	p
0	0	0	1	1	CG-RAM		I		Ĥ	Q	ð	' ଅକ୍	Å	**		7	7	4		4
0			0	2	(2) CG-RAM		•					-			D T			_		-
0	0	1	0	2	(3) CG-RAM			2	B	R	b	r	Å	£	*	1	11 <u>]</u>	X	ß	₿
0	0	1	1	3	(4)		₩	3	L	5	C.	\$	á	R		ņ	Ţ		8	Ø
0	1	0	0	4	CG-RAM (5)		\$	4	D		d	t	à		٩.			þ	μ	Ω
0	1	0	1	5	CG-RAM (6)					L	e	U		O	*	才	†		G	ü
0	1	1	0	6	CG-RAM (7)		&	6	F	Ų	ſ	Ų	Ŭ	•	Ą	Ħ	NOOM	10000 10000	ρ	5
0	1	1	1	7	CG-RAM		7000	7	G	Ŵ	g	Ŵ	ö	¢	7				g	
1	0	0	0	8	(8) CG-RAM		(8	~~~	X	×		ø	Ĭ		ŋ	~ 今	ý		100001
					(1) CG-RAM	l k			T T		h	X 	-	1	4	ير الم	ሳጭ 	-	ۍ.	X
1	0	0	1	9	(2) CG-RAM)	9		Y	1	씲	ф 	' 7"	rj.		7	llu		씲
1	0	1	0	Α	(3)	C	*	张 쨠	'n	<u><u></u></u>	J	Neodor Neodor	U	₫	NODOX NODOX		Ĥ	V	J.	Ť
1	0	1	1	В	CG-RAM (4)	F	n fin	# 7	K	Ĺ	k	{	ü	ξ 	7	ij			X	h
1	1	0	0	С	CG-RAM (5)	-	7	$\langle \rangle$	 	¥	1		٩,	2	ħ	5	"	ņ	¢	PA
1	1	0	1	D	CG-RAM (6)	þ	NOOON	NORDOK NORDOK	М		M	}	у ź	ų		7	ላ		ł.	н 100000 н
1	1	1	0	E	CG-RAM (7)	4		>	N	^	n	- 	ф	*					ñ	
1	1	1	1	F	CG-RAM (8)		~	?	Ū		0	÷	.	Ļ		ų,		Ø	ö	
								•	, MQK ,				10001	.		""			1000	

PAGE	. NO	REV	T	UMEN' IO.			41	L	SN	D		R	H A T E	W	NE	7					TAN	S
9/19																				AME	Ν	
t Characte	5*7 De	ND 5	A) A	RAN	(DD-	les	Сс	te	haı	ss,	addr	AM	∂-RA	n CC	wee	bet	ship				able- erns	
			erns	er Patt	aracte	Ch				ESS	ADD	AM	G-R	C			des	er Co	iracte	Cha		
			ata)	AM da	CG-RA	(0											ATA)	M DA	RAN	(DD		
	D	D	D	D	D	D)		A	A	A	А	Α	А	D	D	D	D	D	D	D	D
	0	1	2	3	4	5	5		0	1	2	3	4	5	0	1	2	3	4	5	6	7
	5	4	3	2	1	<	<		0	0	0											
Characte	10	9	8	7	6	<	<		1	0	0											
Pattern(0	15	14	13	12	11	×	<	_	0	1	0											
()	20	19	18	17	16	<	<	_	1	1	0	0	0	0	0	0	0	×	0	0	0	0
	25	24	23	22	21	<	<	_	0	0	1											
	30	29	28	27	26	×	<	+	1	0	1											
	35	34	33	32	31	×	<	+	0	1	1											
	5	4	3	2	1	×	<	_	0	0	0											
	10 15	9 14	8 13	7	6 11	× ×	< <	+	1 D	0	0											
Characte	20	14	13	12	16	^ <	` <	_	1	1	0	1	0	0	1	0	0	×	0	0	0	0
Pattern (1	20	24	23	22	21	^ <	` <	-	0	0	1	1	U	0	1	0	0	^	U	0	0	0
	30	24	23	27	26	<	$\langle $	+	1	0	1											
	35	34	33	32	31	` <	` <	_	0	1	1											
		5.								-												
	5	4	3	2	1	<	<)	0	0											
	10	9	8	7	6	<	(L	0	0											
Characte												1	1	1	1	1	1	×	0	0	0	0
Pattern(7												1	1	1	1	1	1	^	0			0
		types																				

2. CG-RAM address bits 0 to 2 designate the character the pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line If bit 40f the 8th line data is 1.1 bit will light up the cursor regardless of the cursor presence

- 3. Character pattern row positions correspond to CG-RAM data bits 0 to 4 (bit 4 being at the left)
- 4. As show Table-11 CG-RAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the display example above can be selected by either character code 00H or 08H
- 5. 1 for CG-ram data corresponds display selection and 0 to non-selection." \times " Indicates non-effect.

5.2 Interfacing to the MPU

This VFD module can interface in either two 4-bit operations or one 8-bit operation, thus allowing interfacing with 4-bit or 8-bit MPUs.

※ For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. When to use 4-bit parallel data transfer, DB0 to DB3 keep "H" or "L". The data transfer between the VFD module and the MPU is completed after the 4-bit data has been transferred before the four low order bits (for 8-bit operation. DB0 to DB3).

The busy flag (BF) are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.




Fig 4-biti transfer Example (M68)

%For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.

5.3 Reset Function

5.3.1 Power-on reset

An internal reset circuit automatically initializes the module when the power is turn on. The following instructions are executed during the initialization.

- Display clear
 Fill the DD-RAM with 20H (Space Code)
- 2) Set the address counter to 00H

Set the address counter (ACC) to point DD-RAM.

STANDARD	STANEWHAVEN DISPLAY	DOCUMENT NO.	REV. NO	PAGE
STANDARD NAME	INTERNATIONAL			11/19
3) Displ	ay on/off control:			
D=	0; Display off			
B=	0; Blinking off			
C=	0; Cursor off			
4) Entry	mode set:			
L/C	D=1; Increment by 1			
S=	0; No shift			
5) Func	tion set			
IF=	1; 8-bit interface data			
BRO	0=BR1=0; Brightness=100%			
N=	1; 2-line display			
6) CPU i	interface type			
Wh	nen J7=Open; M68 type (Factory Setting)			
Wh	nen J7=Short; i80 type			
5.3.2 Ext	ernal reset			
In order	r to use this function, a user must connect the sold	ering pad "J2". When	the solderi	ing pad "J
is open-	-circuited, this function isnot valid and when it is sh	ort-circuited, the thir	d hole (pin	#3) is used
for exte	rnal reset input. If low level signal longer than 500r	ns is input into the ho	ole, reset fur	nction bei
same as	power on reset is executed.			

STANDARD NAME

6. INSTRUCTIONS

6.1 Outline

Only the instruction register (IR) and data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal (R/W), and the data bus (DB0 to DB7), make up the controller instructions (See Table-13). There are four categories of instructions that:

- designate controller functions, such as display format, data length, ect.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

Normally instructions that perform data transfer with interval RAM are used the most.

However, auto-increment by 1 (or auto-decrement by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed. Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the controller is not in the busy state (BF=0) before sending an instruction from the MPU to the nodule. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table-13 for the list of each instruction execution time. STANDARD NAME



NEWHAVEN DISPLAY

DOCUMENT NO.

REV. NO PAGE

13/19

Instruction						DDE					Description
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	_
Display clear	0	0	0	0	0	0	0	0	0	1	Clear all display an sets DD-ram addres
Cursor Home	0	0	0	0	0	0	0		1	×	0 in address counter Sets DDRAM address 0 in ACC Also returns the display being shifter to the original position DD RAM content
Entry Mode set	0	0	0	0	0	0	0	1	I/D	S	remain unchanged Sets the curso direction an specifies displa shift. Thes operations are durin WR/RD data
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Sets all displa ON/OFF(D),cursor ON/OFF(C),cursor blink of characte position(B)
Cursor or display Shift	0	0	0	0	0	1	S/C	R/L	×	×	Shifts display c cursor, keepin DD-RAM contents.
Function set	0	0	0	0	1	IF	N	×	BR1	BR0	Sets data length (IF number of displa lines (N), Se brightness leve (BR1, BR0)
CGRAM address Setting	0	0	0	1			AC	CG			Sets the CG-RAM address.
DDRAM Address setting	0	0	1				ADD				Sets the DD-RAM address.
Busy flag & address setting	0	1	BF				ACC				Read busy flag (BF and address counte (ACC).

Data write to CG or DDRAM	1	0		Γ	Data wr	iting		Writes data into CG-RAM or DD-RAM
Data Read from CG or DDRAM	1	1		Γ	ata rea	ding		Read data from CG-RAM or DD-RAM
	I/D=	1: In	cremer	nt				[Abbreviation]
	I/D=	0: De	ecreme	nt				DD-RAM: Display Data RAM
	S=1	: Disp	olay sh	ift enal	oled			CG-RAM: Character Generater
	S=0	Curs	sor shi	ft enab	led			RAM
	S/C=	=1: D	isplay	shift				ACG: CG-RAM Address
	S/C=	=0: C	ursor n	nove				ADD: DD-RAM Address
	R/L=	=1: SI	hift to	the rig	nt			ACC: Address Counter
	R/L=	=0: S	hift to	the left	,			
	IF=1	: 8bi	ts					
₩NOTE): 4bi						
			nes dis					
			nes dis					
	BR1	, BR		100%				
			01:	75%				
			10:	50%				
			11:			• 、		
				-	operat		1 \	
			•	(Instru	ction a	cceptał	ole)	
	. : D	on t	care					
.2 Instruction	n Des	crip	tion					
6.2.1 Display	Clear							
DB7 I	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	0	0	1	
RS=0, R/	W=0					<u> </u>		
This instruction								
(1)Fills all loca	ations in	n the	display	/ data l	RAM (DD-RA	M) wit	h 20H (Blank-character).
(2) Clears the c	ontents	of th	e addr	ess cou	inter (A	ACC) to	00H.	· · ·
(3)Sets the disp								osition).
(4) Sets the ad								
(5) If the curso	or is dis	playe	d, mov	ves the	cursor	to the l	eft mos	t character in the top line (upper line)

(6)Sets the address counter (ACC) to increment on the each access of DD-RAM or CG-RAM.

STANDARD		N E	WHA	VE	NC	ISF	LAY	DOCUMENT NO.	REV. NO	I
NAME			ΙΝΤΕΙ	RN	ΑΤΙ	ONA	L			1
6.2.2 Cur	sor Hor	ne								
	DB7 I	DB6 DB5	DB4 DE	33 DE	32 D	B1 DE	30			
	0	0 0	0 0	0	1	×	:			
	RS	=0, R/W=0						02H to 03H \times : Dot	n't care	
This inst		.,								
(1) Clea	rs the cc	ontents of th	e address	coun	ter (A	CC) to	00H.			
		ess counter								
. ,		lay for zero	. ,	-				osition).		
	-	-				-	-	the top line (upper line).		
6.2.3 Enti			.,					r ("II")		
	•	DB6 DB5	DB4 D	B3	DB2	DB1	DB0			
	0	0 0	0	0	1	I/D	S			
	DC							04114.0711		
	КЗ=	=0, R/W=0						04H to 07H		
	ction in v		isplay is s		or wou	uld shit		e to that of the cursor. character to the right af	ter a MPU v	
For exam DD-RAM maintain The curs of the va	A. Howe its posit or will a lue of S.	ever if S=1 tion on pane lready be s Similarly i	and I/D=1 el. hifted in th reading an	he dir d wri	rection	select	d shift ed by I	one character to the left /D during reads of the D always shift the cursor.		or v
For exam DD-RAM maintain The curs of the va Also both	A. Howe its posit or will a lue of S. n lines a	ever if S=1 tion on panel lready be s Similarly r re shifted s	and I/D=1 el. hifted in th reading an imultaneou	he dir d wri usly.	rection	i select ne CG-	d shift ed by I RAM a	/D during reads of the Dalways shift the cursor.		or v
For exam DD-RAM maintain The curs of the va Also both Table-	A. Howe its posit or will a lue of S. n lines a 14 Curse	ever if S=1 tion on panel lready be s Similarly r re shifted s or move an	and I/D=1 el. hifted in th reading an imultaneou d Display	he dir d wri usly. shift	rection iting the by the	i select ne CG- e "Entry	d shift ed by I RAM a	/D during reads of the D always shift the cursor.	D-RAM, irre	or v
For exam DD-RAM maintain The curs of the va Also both	A. Howe its posit or will a lue of S. n lines a	ever if S=1 tion on pan- lready be s Similarly r re shifted s or move an Af	and I/D=1 el. hifted in tl reading an imultaneou d Display ter writing	he dir Id wri usly. shift g DD-	rection iting the by the -RAM	select ne CG- e "Entry data	d shift ed by I RAM a y Mode	/D during reads of the D always shift the cursor. e Set" After reading DD-F	D-RAM, irre RAM data	or v
For exam DD-RAM maintain The curs of the va Also both Table-	A. Howe its posit or will a lue of S. n lines a 14 Curse	ever if S=1 tion on pan- lready be s Similarly p re shifted s or move an Af The curs	and I/D=1 el. hifted in th reading an imultaneou d Display	he dir Id wri usly. shift g DD-	rection iting the by the -RAM	select ne CG- e "Entry data	d shift ed by I RAM a y Mode	/D during reads of the D always shift the cursor. e Set" After reading DD-F The cursor moves one c	D-RAM, irre RAM data	or v
For exam DD-RAM maintain The curs of the va Also both Table- I/D	A. Howe its posit or will a lue of S. n lines a 14 Curse S	ever if S=1 tion on pan- lready be s Similarly p re shifted s or move an Af The curs left.	and I/D=1 el. hifted in th reading an imultaneou d Display ter writing or moves	he dir d wri usly. shift g DD- one	rection iting the by the -RAM chara	n select ne CG- e "Entry [data acter to	d shift ed by I RAM a y Mode	/D during reads of the D always shift the cursor. e Set" After reading DD-F The cursor moves one c to the left.	D-RAM, irre RAM data haracter	or v
For exam DD-RAM maintain The curs of the va Also both Table- I/D	A. Howe its posit or will a lue of S. n lines a 14 Curse S	ever if S=1 tion on pan- lready be s Similarly p re shifted s or move an Af The curs left.	and I/D=1 el. hifted in tl reading an imultaneou d Display ter writing	he dir d wri usly. shift g DD- one	rection iting the by the -RAM chara	n select ne CG- e "Entry [data acter to	d shift ed by I RAM a y Mode	/D during reads of the D always shift the cursor. e Set" After reading DD-F The cursor moves one c to the left. The cursor moves one	D-RAM, irre RAM data haracter	or v
For exam DD-RAM maintain The curs of the va Also both Table- I/D 0	A. Howe its position or will a lue of S. a lines a 14 Curse S 0	ever if S=1 tion on pan- lready be s Similarly r re shifted s or move an Af The curs left. The curs right. The disp	and I/D=1 el. hifted in the reading an imultaneou d Display fter writing or moves or moves lay shifts	he dir id wri usly. shift g DD- one one one	ection iting the -RAM chara chara	a select ne CG- e "Entry [data acter to acter to	d shift ed by I RAM a y Mode o the o the	/D during reads of the D always shift the cursor. e Set" After reading DD-F The cursor moves one c to the left. The cursor moves one the right. The cursor moves one	D-RAM, irre RAM data haracter e character	or vespe
For exam DD-RAM maintain The curs of the va Also both Table- I/D 0 1	4. Howe its position will a lue of S. n lines a 14 Curse S 0 0	ever if S=1 tion on pan- lready be s Similarly p re shifted s or move an Af The curs left. The curs right. The disp right with	and I/D=1 el. hifted in the reading an imultaneou d Display ter writing or moves or moves lay shifts nout curson	he dir usly. shift g DD- one one r's mo	ection iting the -RAM chara chara chara ove.	a select ne CG- e "Entry data acter to acter to	d shift ed by I RAM a y Mode o the o the o the	/D during reads of the D always shift the cursor. e Set" After reading DD-F The cursor moves one c to the left. The cursor moves one the right. The cursor moves one the left.	D-RAM, irre RAM data haracter e character	or vespe
For exam DD-RAM maintain The curs of the va Also both Table- I/D 0 1	4. Howe its position will a lue of S. n lines a 14 Curse S 0 0	ever if S=1 tion on pan- lready be s Similarly r re shifted s or move an Af The curs left. The curs right. The disp right with The disp	and I/D=1 el. hifted in the reading an imultaneou d Display fter writing or moves or moves lay shifts	he dir id wri usly. shift g DD- one one one r's mo	ection iting the -RAM chara chara chara ove.	a select ne CG- e "Entry data acter to acter to	d shift ed by I RAM a y Mode o the o the o the	/D during reads of the D always shift the cursor. e Set" After reading DD-F The cursor moves one c to the left. The cursor moves one the right. The cursor moves one	D-RAM, irre RAM data haracter e character	or vespe

11110	RD	N E	WHAY	VEN D	ISP	LAY	DOCUMENT NO		REV. NO	P
NAME		-	INTER	RNATI	ΟΝΑ	L				16
6.2.4 Di	splay O	N/OFF								
	DB7	DB6 DB5	DB4 D	DB3 DB2	DB1	DB0				
	0	0 0	0	1 D	C	В				
	RS	=0, R/W=0					08H to 0FH	ł		
							×: Don't c	are		
		ontrols vario			play.					
	: Display			splay off.						
	: Cursor : Blinkir		C=0: Cu	nking off.						
		-		-	mal and	all on d	isplay of a characte	٩r		
		with a frequ	-							
		splay Shif	-				,			
	DB7	DB6 DB5	DB4 D	DB3 DB2	DB1	DB0				
	0	0 0	1 S	S/C R/L	0	0				
	RS	=0. R/W=0					10H to 1FF	ł		
or writi	struction ing DD-F	RAM.	display and				10H to $1FH\times: Don't careharacter to the left$	e or rig	-	rea
or writi The S/C S/C=1:	struction ing DD-H C bit sele Shift bo	shifts the o RAM. ects movemonth cursor and	display and ent of the c				×: Don't care	e or rig	-	rea
or writi The S/C S/C=1: S/C=0:	struction ing DD-F C bit sele Shift bo Shift cu	shifts the o RAM. acts movement th cursor and rsor only	display and ent of the c ad display	cursor or mo	ovemen	t of both	\times : Don't care haracter to the left the cursor and the	e or rig	-	rea
or writi The S/C S/C=1: S/C=0: The R/I	struction ing DD-F C bit sele Shift bo Shift cu L bit sele	shifts the o RAM. ects movement th cursor and rsor only ects left war	display and ent of the c id display d or right v	cursor or mo	ovemen	t of both	imes: Don't care haracter to the left	e or rig	-	: rea
or writi The S/C S/C=1: S/C=0: The R/L R/L=1:	struction ing DD-F C bit sele Shift bo Shift cu L bit sele Shift on	shifts the o RAM. ects movement th cursor and rsor only ects left war e character	display and ent of the c id display d or right v right	cursor or mo	ovemen	t of both	\times : Don't care haracter to the left the cursor and the	e or rig	-	: rea
or writi The S/C S/C=1: S/C=0: The R/L R/L=1:	struction ing DD-F C bit sele Shift bo Shift cu L bit sele Shift on	shifts the o RAM. ects movement th cursor and rsor only ects left war	display and ent of the c id display d or right v right	cursor or mo	ovemen	t of both	\times : Don't care haracter to the left the cursor and the	e or rig	-	: rea
or writi The S/C S/C=1: S/C=0: The R/L R/L=1: R/L=0:	struction ing DD-F C bit sele Shift bo Shift cu L bit sele Shift on Shift on	shifts the o RAM. ects movement th cursor and rsor only ects left war e character	display and ent of the c id display d or right v right left	cursor or mo	ovemen	t of both	\times : Don't care haracter to the left the cursor and the	e or rig	-	: re:
or writi The S/C S/C=1: S/C=0: The R/L R/L=1: R/L=0: Table-1	struction ing DD-F C bit sele Shift bo Shift cu L bit sele Shift on Shift on	shifts the or RAM. exts movement th cursor and rsor only exts left war e character e character r/Display sh	display and ent of the c id display d or right v right left	cursor or mo	ovemen	t of both	×: Don't care haracter to the left the cursor and the lay and/or cursor.	e or rig	-	: rea
or writi The S/C S/C=1: S/C=0: The R/L R/L=1: R/L=0:	struction ing DD-F C bit sele Shift bo Shift cu L bit sele Shift on Shift on	shifts the o RAM. ects movement th cursor and rsor only ects left war e character e character	display and ent of the c id display d or right v right left	cursor or mo	ovemen	t of both	\times : Don't care haracter to the left the cursor and the	e or rig	-	: re:
or writi The S/C S/C=1: S/C=0: The R/L R/L=1: R/L=0: Table-1	struction ing DD-F C bit sele Shift bo Shift cu L bit sele Shift on Shift on	shifts the or RAM. exts movement th cursor and rsor only exts left war e character e character r/Display sh	display and ent of the c id display d or right v right left	cursor or me	nent of	t of both	×: Don't care haracter to the left the cursor and the lay and/or cursor.	e or rig	-	rea
or writi The S/C S/C=1: S/C=0: The R/L R/L=1: R/L=0: Table-1	struction ing DD-F C bit sele Shift bo Shift cu L bit sele Shift on Shift on 5 Curson R/L	shifts the or RAM. exts movement th cursor and rsor only exts left war e character e character r/Display sh Cursor s Move or	display and ent of the c id display d or right v right left iift	ward mover	nent of	t of both	×: Don't care haracter to the left the cursor and the lay and/or cursor.	e or rig	-	: rea
or writi The S/C S/C=1: S/C=0: The R/L R/L=1: R/L=0: Table-1 S/C 0	struction ing DD-F C bit sele Shift bo Shift cu L bit sele Shift on Shift on 5 Curson R/L 0	shifts the or RAM. exts movement th cursor and rsor only exts left war e character e character r/Display sh Cursor s Move or Move or	display and ent of the c id display d or right v right left hift hift	ward moves r to the left	nent of	t of both	 ×: Don't care haracter to the left the cursor and the and/or cursor. Display shift No shift 	e or rig displ	lay.	. rea

STANDARI)			WF			DISE		DOCUMENT NO.	REV. NO	PAGE
NAME		-		INT	ERN	АТ	ONA	L			17/1
6.2.6.Fu	nction	Set									
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	0	0	1	IF	Ν	×	BR1	BR2			
	RS	5=0, R	/W=0						20H to 3FH		
	110	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							×: Don't care	é	
This ins	truction	1 sets	width	of data	a bus li	ne.(wh	en to u	se parall	lel interface. IM=1). T		f displa
line and								I	,		. I I
	-			ne syst	em, and	1 must	be the f	irst instr	ruction executed after p	ower-on.	
The IF b				•					1		
IF=	1: 8-bi	t CPU	interfa	ace usi	ng DB'	7 to DE	80				
					ng DB'						
The N b					-						
							•	to A80)			
			-	•	-		-	· · ·	A41 to A80 fixed Low	level.)	
			-	•	-		-		e width of Anode output	<i>,</i>	
,	U		BR1	-	BR0			Brightr	-		
			0		0			100			
			0		1			75	%		
			1		0			50	%		
			1		1			25	%		
6.2.7 S	let CG	-RAN	A Add	ress							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	0	1			AC	G					
		5=0, R	/W-0						40H to 7FH		
	IX.	, к							×: Don't care	2	
This instr	uction									<u>,</u>	
(1) Load		60hit :	address	s into t	he add	ress co	unter (A	ACC)			
(2) Sets 1							`	<i>´</i>			
				` '					nts of the address co	unter (ACC)	will 1
							-		nined by the "Entry Mo	· · · · ·	
	•			•					essing CG-RAM, is 6-b		
									written to CG-RAM		
6.2.8 S						·					
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			
	1				ADI)					
		P	/₩/-0						2011 to A 711 (1	Lina)	
	K	S=0, R	/ w =0						80H to A7H (1 C0H to E7h (2	-	
									$i \cup H \cap H / h $	2-111101	
									X: Don't care	· ·	

This instruction

(1) Loads a new 7-bit address into the address counter (ACC).

(2) Sets the address counter (ACC) to point to the DD-RAM.

Once the "Set DD-RAM Address" instruction has been executed, the contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

Table-16 Valid DD-RAM address Ranges

	Number of Character	Address Range
1 st line	10	00H to 13H

6.2.9 Read Busy Flag and Address

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
BF				ACC	2		

RS=0, R/W=1

Read busy flag and address reads the flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress.

BF=1: busy state

BF=0: ready for next instruction, command receivable.

The next instruction will not be accepted until BF is reset to 0.Check the BF status before the next write operation. At the same time, the value of the address counter (ACC) in binary AAAAAAA is read out. This address counter (ACC) is used by both CG-RAM and DD-RAM address and its value is determined by the previous instruction. The address counter are the same as for instructions set CG-RAM address and set DD-RAM address.

 $6.\,2.\,10$ Write Data to CG or DD-RAM

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

		Data Read	
D /III	~		

RS=1, R/W=0

This instruction writes 8-bit binary data (DB7 to DB0) from CG-RAM or DD-RAM.

The previous designation determines whether CG-RAM or DD-RAM is to be read.

Before entering this read instruction, either CG-RAM or DD-RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor shift instruction (when reading out DD-RAM).

The operation of the cursor shift instruction is the same as the set DD-RAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1.

Note: The address counter (ACC) is automatically incremented or decremented by 1 after the write instructions to CG-RAM or DD-RAM are executed. The RAM data selected by the ACC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD-RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.

7.0 OPERATING RECOMMENDATIONS

- 7.1 Avoid applying excessive shock or vibration beyond the specification for the VFD module.
- 7.2 Since VFDs are made of glass material, careful handling is required.i.e. Direct impact with hard material to the glass surface (especially exhaust tip) may crack the glass.
- 7.3 When mounting the VFD module to your system, leave a slight gap between the VFD glass and your front panel. The module should be mounted without stress to avoid flexing of the PCB.
- 7.4 Avoid plugging or unplugging the interface connection with the power on, otherwise it may cause the severe damage to input circuitry.
- 7.5 Slow starting power supply may cause non-operation because one chip Mico won't be reset.
- 7.6 Exceeding any of maximum ratings may cause the permanent damage.
- 7.7 Since the VFD modules contain high voltage source, careful handing is required during powered on.
- 7.8 When the power is turned off, the capacitor dose not discharge immediately.

The high voltage applied to the VFD must not contact to the ICs. And the short-circuit

of mounted components on PCB within 30 times the specified current consumption when the power is turned on.

- 7.9 The power supply must be capable of providing at least 3 times the rated current, because the surge current can be more than 3 times the specified current consumption when the power is turned on.
- 7.10 Avoid using the module where excessive noise interference is expected. Noise may affects the Interface signal and causes improper operation. And it is important to keep the length of the interface cable less than 50cm.
- 7.11 Since all VFD modules contain C-MOS ICs, anti-static handing procedures are always required.
- NOTE: Newhaven Display reserves the right to change or modify this spec and or design without notice in order to improve the design or ensure the quality of this product.