



M0116SD-161SDBR1-1

Vacuum Fluorescent Display Module

RoHS Compliant

Newhaven Display International, Inc.

2511 Technology Drive, Suite 101 Elgin IL, 60124 Ph: 847-844-8795 Fax: 847-844-8796


www.newhavendisplay.com nhtech@newhavendisplay.com nhsales@newhavendisplay.com


STAN	DARD	SPECIFICATION FOR APPR	ΟνλΙ	DOCUMENT NO.	REV. NO.	PAGE
NAME	Ξ	SI ECHICATION FOR ALL N	OVAL		00	2/22
	COPE s specificati	on applies to VFD module (Model No: M	10116SD-	161SDBR1-1).		
2.] 2.1 2.2 2.3 2.4 2.5 2.6 2.7	(This VF M68 (Mo High qual Compact +5V singl Luminanc 8 user def	RES npatible interface and mounting holes. D module is capable to communicate som torola), 8-bit or 4-bit parallel data.), or a s lity of display and luminance. and light-weight unit by using new VFD to be power supply. the adjustment available by software (4 lew finable fonts available (CG-RAM font). d Japanese Katakana characters (CG-ROM	synchronou technology rels).	is serial interface.		
3.	GENER	AL DESCRIPTIONS				
3.13.23.3	When any both parti	cted necessary service parts should be a	ppropriate	action shall be take		
4.]	PRODU	ICT SPECIFICATIONS				
4.1	Туре					
					Table-1	
		Туре		M0116SD-161SDH	3R1-1	
		Digit Format	-	8Dot Matrix with Cu		

4.2 Outer Dimensions, Weight (See Fig-7 on Page 6/20 for details)

	Demonster	<u>Current for the set in set in</u>	Table-2
	Parameter	Specification	Unit
Outon	Width	80.0 ± 1.0	mm
Outer	Height	mm	
Dimensions	Thickness	9.35 Max	mm

STANDAF	RD	SPECIFICATION				DO	CUMENT	NO.	REV. NO	PAGE
NAME		SPECIFICATION	FUR	APPROVAL					00	3/22
4.3 S	pecifica	tion of the Display	/ Pane	el (See Fig-9	on Page 7/2	0 for	details)		Tal	ole-3
		Parameter		Symbol		Speci	fication		Unit	
I	Display	size		W*h	51.5*	5.29			mm	
I	Number	of digit		W*H 16 digits*1						
0	Characte	r Size		W*H	2.8*5.	29			mm	
(Characte	r Pitch		W*H	1.27*5	5.29			mm	
1	Dot Size			W*H	0.28*0).53			mm	
1	Display c	olor		W*H	Green	(X=0	.250,Y=	0.439)		
4.4 En	vironm	ent Conditions		L					Ta	ble-4
Γ		Parameter		Symbol	Min		Ma	ax	Unit	
(Operatin	g temperature		Topr	-40		+8	5	°C	
4	Storage t	emperature		Tstg	-50		+9	95	°C	
Γ	Humidity	(operating)		Topr	0		8	5	%	
I	Humidity	(non-operating)		Hstg	0		9	0	%	
`	Vibration	(5-55hz)		-	-		4		G	
5	shock			-	-		4	0	G	
4.5 Ak	osolute	Maximum Ratings							Ta	ble-5
		retem a	ara	р		n i	М	х	alMo b	timn y
(Supply v	oltage		Vic	-0.5		6	5.0	Vdc	
I	Input sig	nal voltage		Vis	-0.5		Vcc	+0.5	Vdc	
4.6 Re	comme	end Operating Cor	ditio	าร					Tak	ole-6
Γ		Parameter		Symbol	Min	٦	Гур.	Max.	Unit	
9	Supply v	oltage		Vcc	4.5	1	5.0	5.5	Vdc	
1	Input sig	nal voltage		Vis	0		-	Vcc	Vdc	
(Operatin	g temperature		Topr	-20		+50	+70) ° C	
4.7 DC	Charact	eristics (Ta=+25 °C)	, Vcc=-	+5.0Vdc)					Ta	able-7
		Parameter		Symbol	Min.	Typ).	Max	Unit	
	S	upply current ※)		Icc	-	90.	5	108	mA	
	Lociat	1 input voltor-	Н	Vih	0.7*Vcc					
	Logica	l input voltage	L	vil	-					
	"H" lev	vel input current	Vcc	Iih	20					
Γ		T		т	102	200)		Ft-1	
		Luminance		L	(350)	(680)		-	cd/m	2





STANDARD SPECIFICATION FOR APPROVAL

DOCUMENT NO. REV.NO PAGE 00 6/22

Item	Symbol	Min.	Max.	Unit
STB setup time	t _{STBS}	100	-	ns
STB hold time	t _{STBH}	500	-	ns
Input signal fall time	tf	-	15	ns
Input signal rise time	tr	-	15	ns
STB pulse width high	twstb	500	-	ns
SCK pulse width high	t _{SCKH}	200	-	ns
SCK pulse width low	t _{SCKL}	200	-	ns
SI data setup time	t _{DSs}	100	-	ns
SI data hold time	t _{DHs}	100	-	ns
SCK cycle time	t _{CYCSCK}	500	-	ns
SCK wait time between bytes	t _{WAIT}	1	-	us
SO data delay time	t _{DDs}	-	150	ns
SO data hold time	t _{DHRs}	5	-	ns

Note: All timing is specified using 20% and 80% of V_{CC} as the reference points.







Figure 6. Synchronous Serial Interface Write Cycle Timing



NAME





5.FUNCTION DESCRIPTIONS

5.1 Registers in VFD Controller

The VFD controller has two 8-bit registers, an instruction register (IR) and a data register (DR). IR stores instruction codes, such as display clear and cursor shift, and address information for DD-RAM and CG-RAM The IR can only be written from the host MPU.DR temporarily stores data to be written into DD-RAM or CG-RAM and temporarily stores data to be read from DD-RAM or CG-RAM. Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation. The DR is also used for data storage when reading data from DD-RAM or CG-RAM. When address information is written into the IR, data is read and then stored into the DR from DD-RAM or CG-RAM by internal operation. Data transfer between MPU is then completed when the MPU reads the DR. After the read, data in DD-RAM or CG-RAM at the next address is send to the DR for the next read from the MPU. By the register selector (RS) signal. These two registers can be selected (See Table-8).

	D	SDECI	FICA	FION FOR APPROVAL	DOCUME	NT NO.	R	EV.NO)			
AME		SPECI	FICA	I ION FOR AFFROVAL				00				
Table-	8 Register	r Selectio	on		1							
	M68	i8										
RS	R/W	/RD	/WR	0	peration							
0	0	1	0	IR write as an internal operatio	n (display cl	ear, ect.)						
0	1	0	1	Read busy flag (DB7) and add	DB7) and address counter (DB0 to DB6)							
1	0	1	0	DR write as an internal operation	on (DR to DI	D-RAM	or CG	G-RAN	A)			
1	1	0	1	DR read as an internal operation	on (DD-RAM	or CG-l	RAM	to DR	3)			
5.1.1 B	.1 Busy Flag (BF)											
W	hen the b	usy flag	is 1, the	e controller is in the internal op	eration mode	, and the	e next	t instr	ucti			
nc	t be acce	pted. Wh	en RS =	=0 and R/W=1 (Table-8), the bus	y flag is outp	ut to DE	3 7.					
Tł	ne next in	struction	must be	e written after ensuring that the b	ousy flag is 0							
5.1.2 A	ddress C	ounter ((ACC)									
Th	e address	counter	(ACC)	assigns addresses to both DD-R	AM and CG-	RAM. V	Vhen	an ado	dres			
in	struction	is writter	1 into th	e IR, the address information is	sent from th	e IR to t	the A	CC. S	elec			
eit	ther DD-l	RAM or	CG-RA	AM is also determined concurre	ently by the	instructio	on. A	fter w	ritii			
(re	eading fro	om) DD-	RAM o	r CG-RAM, the ACC is automa	atically incre	mented 1	by 1 (decre	mer			
	-			en output to Db0 to Db6 when R	-		-					
		ata RAN						,				
J. I.J. D												
	1 2			,	ted in 8-bit c	naracter	codes					
D	isplay da	ta RAM	(DD-RA	AM) stores display data represen								
D T	he area in	ta RAM 1 DD-RA	(DD-RA M that i	AM) stores display data represen is not used for display can be use	ed as general	data RA	M.					
D T S	he area in ee Table-	ta RAM DD-RA 9 for the	(DD-RA M that i relation	AM) stores display data represen is not used for display can be use ships between DD-RAM address	ed as general	data RA	M.					
D T S	he area in ee Table- e-9 Relat	ta RAM DD-RA 9 for the	(DD-RA M that i relation een Dig	AM) stores display data represen is not used for display can be use ships between DD-RAM address it Position and DD-RAM data	ed as general ses and posit	data RA ions on t	M. he VF	⁷ D	End			
D T S	he area in ee Table-9 le-9 Relat	ta RAM DD-RA 9 for the ion betw	(DD-RA M that i relation een Dig	AM) stores display data represen is not used for display can be use ships between DD-RAM address	ed as general ses and posit	data RA ions on t 5 th Colur	M. he VF	D Right				
D T S Tabl	he area in he area in ee Table- le-9 Relat L ow 0	ta RAM DD-RA 9 for the ion betw eft End 0H	(DD-RA) = (DD-	AM) stores display data represen is not used for display can be use ships between DD-RAM address git Position and DD-RAM data olumn 3 rd column 02H	ed as general ses and posit	data RA ions on t	M. he VF	⁷ D				
D T S Tabl 1 st Rd 5.1.4 Cl	he area in ee Table-9 le-9 Relat L ow 00 haracter	ta RAM DD-RA 9 for the ion betw eft End 0H Generat	$(DD-RA)$ M that is relation $\frac{een Dig}{2^{nd} C}$ 01H tor RO	AM) stores display data represent is not used for display can be used ships between DD-RAM address part Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM)	ed as general ses and posit:	data RA ions on t 5 th Colur 0EH	M. he VF	FD Right 0FH	[
D T S Tabl 1 st Re 5.1.4 Cl	he area in ee Table-9 le-9 Relat bow 0 haracter he charac	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener	(DD-RA) M that is relation een Dig 2nd C 01H tor RO ator R	AM) stores display data represent is not used for display can be used ships between DD-RAM address it Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) PM (CG-ROM) generates charact	ed as general ses and posit	data RA ions on t 5 th Colur 0EH f 5x8 do	M. he VF	FD Right 0FH	[
D T S Tabl 1 st Rd 5.1.4 Cl T	he area in ee Table-9 le-9 Relat L ow 0 haracter he charac odes (tabl	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It	(DD-RAM) M that is relation een Dig 2 nd C 01H tor RO ator RO can gen	AM) stores display data represent is not used for display can be used ships between DD-RAM address git Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) PM (CG-ROM) generates character interate 240 kinds of 5x8 dots character	ed as general ses and positi 1 	data RA ions on t 5 th Colur 0EH f 5x8 doi s.	M. he VF nn I	FD Right 0FH m 8-bi	[t ch			
D T S Tabl 1 st R 5.1.4 Cl T c T	he area in ee Table-9 le-9 Relat be 0 haracter he charac odes (tabl he charac	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts	(DD-RAM) M that is relation een Dig 2 nd C 01H tor RO ator RO can gen	AM) stores display data represent is not used for display can be used ships between DD-RAM address it Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) PM (CG-ROM) generates charact	ed as general ses and positi 1 	data RA ions on t 5 th Colur 0EH f 5x8 doi s.	M. he VF nn I	FD Right 0FH m 8-bi	[t ch			
D T S Tabl 1 st R 5.1.4 Cl T c T t	he area in ee Table- le-9 Relat be 0 haracter he charac odes (tabl he charac he charac	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts	(DD-RA M that is relation een Dig $2^{nd} C$ 01H tor RO ator RO can gen are show	AM) stores display data represent is not used for display can be used ships between DD-RAM address git Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) PM (CG-ROM) generates character therate 240 kinds of 5x8 dots char wn on the following page. The c	ed as general ses and positi 1 	data RA ions on t 5 th Colur 0EH f 5x8 doi s.	M. he VF nn I	FD Right 0FH m 8-bi	[t ch			
D T S Tabl 1 st Rd 5.1.4 Cl T c T tt 5.1.5 Cl	he area in ee Table-9 le-9 Relat L bw 00 haracter he charac odes (tabl he charac he CG-RA haracter	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts M. Generat	(DD-RA M that is relation een Dig 2^{nd} C 01H tor RO can gen are show	AM) stores display data represent is not used for display can be used ships between DD-RAM address it Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) PM (CG-ROM) PM (CG-ROM) generates character terate 240 kinds of 5x8 dots char wn on the following page. The content M (CG-RAM)	ed as general ses and posit: 	data RA fons on t 5 th Colur 0EH f 5x8 do s. es 00H to	M. he VF mn 1 ts fror o 0FH	FD Right 0FH n 8-bi [are a	t ch			
D T S Tabl 1 st Re 5.1.4 Cl T c T tt 5.1.5 Cl Ir	he area in ee Table-9 le-9 Relat be 2 Relat be 2 Relat be 2 Relat be character he character he charac he character he character haracter haracter	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts M. Generat acter gen	(DD-RA M that is relation een Dig 2^{nd} C 01H tor RO can gen are show tor RA erator R	AM) stores display data represent is not used for display can be used ships between DD-RAM address it Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) PM (CG-ROM) generates charact iterate 240 kinds of 5x8 dots char wn on the following page. The construction M (CG-RAM) RAM (CG-RAM), the user can	ed as general ses and posit: 1 ter patterns o acter patterns haracter code	data RA cons on t 5 th Colur 0EH f 5x8 do s. es 00H to 2	M. he VF mn I ts fror o 0FH	FD Right 0FH n 8-bi I are a	t ch lloc 5			
D T S Tabl 1 st Rd 5.1.4 Cl T C T t t 5.1.5 Cl Ir r	he area in ee Table-9 le-9 Relat be-9 Relat	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts M. Generat acter gen racter gen	(DD-RA M that is relation een Dig 2^{nd} C 01H tor RO can gen are show tor RA tor RA terator R	AM) stores display data represent is not used for display can be used ships between DD-RAM address of Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) PM (CG-ROM) generates character iterate 240 kinds of 5x8 dots char wn on the following page. The construction M (CG-RAM) RAM (CG-RAM), the user can y program.	ed as general ses and posit: 1 ter patterns o acter patterns haracter code	data RA cons on t 5 th Colur 0EH f 5x8 do s. es 00H to 2 5 7	M. he VF mn I ts fror o 0FH	FD Right 0FH m 8-bi I are a 4 9	[t ch 1loc 5 10			
D T S Tabl 1 st Re 5.1.4 Cl T c T t t 5.1.5 Cl Ir re F	he area in ee Table-9 e-9 Relat 1e-9 Relat 1e-9 Relat 1e-9 Relat he character he character he charac he cG-RA haracter n the character the character	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts M. Generat acter gen racter pa ots and c	(DD-RA M that is relation een Dig 2^{nd} C 01H tor RO can gen are show tor RA tor RA tor RA terator R terator R terator R	AM) stores display data represent is not used for display can be used ships between DD-RAM address it Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) M (CG-ROM) generates character areate 240 kinds of 5x8 dots char wn on the following page. The construction M (CG-RAM) RAM (CG-RAM), the user can y program. ight character patterns can be	ed as general ses and posit: 1 ter patterns o acter patterns haracter code	data RA cons on t 5 th Colur 0EH f 5x8 do s. es 00H to 2	M. he VF mn I ts fror o 0FH	FD Right 0FH n 8-bi [are a	[t ch 1loc 5 10			
D T S Tabl 1 st R 5.1.4 Cl T C T tt 5.1.5 Cl Ir re F W	he area in ee Table-9 le-9 Relat L DW 00 haracter he charac odes (tabl he charac odes (tabl he charac haracter haracter haracter the charac of 5 × 8 d ritten. Wi	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts M. Generat acter gen rracter pa ots and c rite into I	(DD-RA M that is relation <u>een Dig</u> $2^{nd} C$ 01H tor RO ator RO can gen are show tor RA erator R tterns b sursor, e DD-RA	AM) stores display data represen is not used for display can be use ships between DD-RAM address git Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) PM (CG-ROM) PM (CG-ROM) generates character terate 240 kinds of 5x8 dots char wn on the following page. The construction M (CG-RAM) RAM (CG-RAM), the user can y program. ight character patterns can be M the character codes at the	ed as general ses and posit: 1 ter patterns o acter patterns haracter code	data RA cons on t 5 th Colur 0EH f 5x8 do s. es 00H to 2 5 7	M. he VF mn I ts fror o 0FH	FD Right 0FH m 8-bi I are a 4 9	1 t ch 110c 5 10 15			
D T S Tabl 1 st R 5.1.4 Cl T c T 5.1.5 Cl Ir r e F w ad	he area in ee Table-9 e-9 Relat 1e-9 Rela	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts M. Generat acter gen tracter pa ots and c rite into I shown as	(DD-RA M that is relation een Dig $2^{nd} C$ 01H tor RO ator RO can gen are sho tor RA tor RA terator R tterns by cursor, e DD-RAI the left	AM) stores display data represent is not used for display can be used ships between DD-RAM address it Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) OM (CG-ROM) OM (CG-ROM) generates character areate 240 kinds of 5x8 dots character we non the following page. The construction (CG-RAM) RAM (CG-RAM), the user can y program. ight character patterns can be M the character codes at the column of Table-10 to show	ed as general ses and positions 1 	data RA fons on t 5 th Colur 0EH f 5x8 dot s. es 00H to 2 5 7 1 12	M. he VF mn I ts fror o 0FH 3 8 13	FD Right 0FH n 8-bi I are a 4 9 14	t ch lloc 5 10 15 20			
D T S Tabl $1^{st} R_0$ 5.1.4 Cl T C T tt 5.1.5 Cl Ir re F w ac th	he area in ee Table-9 e-9 Relat -9 Relat -9 Relat -9 Relat -9 Relat -9 Relat -9 Relat -9 Relat -9 Relat	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts M. Generat acter gen racter gen racter gen criste into I shown as er pattern	(DD-RA M that is relation een Dig $2^{nd} C$ 01H tor RO ator RO can gen are show tor RA terator R terator R tterns by cursor, e DD-RA the left ns storeo	AM) stores display data represent is not used for display can be used ships between DD-RAM address git Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) OM (CG-ROM) generates character terate 240 kinds of 5x8 dots char wn on the following page. The construction (CG-RAM) RAM (CG-RAM), the user can y program. ight character patterns can be M the character codes at the column of Table-10 to show d in CG-RAM.	ed as general ses and posit: 1 ter patterns o acter patterns haracter code [1] [2]	data RA cons on t 5^{th} Colum 0EH f 5x8 do s. es 00H to 2 5 7 1 12 6 17	M. he VF mn I ts fror o 0FH 3 8 13 18	FD Right 0FH n 8-bi (are a 4 9 14 19	t ch lloc 5 10 15 20 25			
D T S Tabl 1 st Rd 5.1.4 Cl T c T 5.1.5 Cl In rec F w w ac th S	he area in ee Table-9 e-9 Relat L e-9 Relat L e-9 Relat L e-9 Relat L e-9 Relat L e-9 Relat e-9 Relat	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts M. Generat acter gen tracter pa ots and c rite into I shown as er pattern 11 for the	(DD-RA M that is relation een Dig 2^{nd} C 01H tor RO ator RO can gen are sho tor RA tor RA terator R tterns b cursor, e DD-RA the left as storece e relation	AM) stores display data represent is not used for display can be used ships between DD-RAM address in Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) PM (CG-ROM) generates character terate 240 kinds of 5x8 dots char wn on the following page. The construction M (CG-RAM) RAM (CG-RAM), the user can y program. ight character patterns can be M the character codes at the column of Table-10 to show d in CG-RAM. nship between CG-RAM	ed as general ses and positi 1 ter patterns o acter patterns haracter code 1 1 2 2 2	data RA fons on t 5^{th} Colum 0EH f 5x8 dot s. es 00H to 2 5 7 1 12 6 17 1 22	M. he VF nn I ts fror o 0FH 3 8 13 18 23	FD Right 0FH n 8-bi I are a 4 9 14 19 24	t ch lloc 5 10 15 20 25 30			
D T S Tabl 1 st Re 5.1.4 Cl T c T tt 5.1.5 Cl Ir re F w ac th S ac	he area in ee Table-9 e-9 Relat L e-9 Relat L e-9 Relat L e-9 Relat L e-9 Relat L e-9 Relat e-9 Relat	ta RAM DD-RA 9 for the ion betw eft End 0H Generat ter gener le-10). It ter fonts M. Generat acter gen tracter pa ots and c rite into I shown as er pattern 11 for the and data a	(DD-RA M that is relation een Dig 2^{nd} C 01H tor RO ator RO can gen are show tor RA terator R terator R tterns b cursor, e DD-RAI the left ns stored e relation and disp	AM) stores display data represent is not used for display can be used ships between DD-RAM address it Position and DD-RAM data olumn 3 rd column 02H M (CG-ROM) OM (CG-ROM) OM (CG-ROM) generates charaction terate 240 kinds of 5x8 dots charaction terate 240 kinds of 5x8 dots charaction with on the following page. The construction (CG-RAM) RAM (CG-RAM), the user can y program. ight character patterns can be M the character codes at the column of Table-10 to show d in CG-RAM. Inship between CG-RAM olay patterns and refer to	ed as general ses and posit: 1 ter patterns o acter patterns haracter code 1 1 2 2 3	data RA fons on t 5^{th} Colum 0EH f 5x8 dot s. es 00H to 2 5 7 1 12 6 17 1 22 26 27	M. he VF mn I ts fror o 0FH 3 8 13 18 23 28	FD Right 0FH n 8-bi [are a 4 9 14 19 24 29	t ch lloc			

TANDAR	D		SI	PEC	TFIC	CATIO	N F	OR	A	PPF	RO1	VAI			DOC	CUM	IENT	I'NC).	R	EV.NO	
AME																				00		
able-10	Char	acte	ers l	Fon	t Tabl	e (CG-	RO	M)a	and	CC	θ-R.	AM	[co	des								
	\square	Upp	er t	oits	DB7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	
					DB6 DB5	00	00	01	01	1 0	1 0	1 1	1 1	0 0	000	0	0	1 0	1	1 1	1	
	Low	er t	oits		DB5 DB4	0	1	$\begin{vmatrix} 1\\0 \end{vmatrix}$	1	0	$\begin{vmatrix} 0\\ 1 \end{vmatrix}$	$\begin{vmatrix} 1\\0 \end{vmatrix}$	1	0	$\begin{vmatrix} 0\\1 \end{vmatrix}$	1 0	1 1	0	$\begin{vmatrix} 0 \\ 1 \end{vmatrix}$	$\begin{bmatrix} 1\\0 \end{bmatrix}$	1 1	
	DBO	DB1	DB2	DB3		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	
	0	0	0	0	0	CG-RAM (1)	1		Ø	Ð	P	٦	P	Ä	Æ		100001	ŋ		¢	p	
	0	0	0	1	1	CG-RAM (2)	Ĭ	1	1	Ã			4	×	***	D	P	Ŧ	<u>م</u> لم		q	
	0	0	1	0	2	(2) CG-RAM (3)		× II	2	B			r			ľ	` 1	ņ		ß	8	
		0	1	1	3	CG-RAM		#			-		S	n á			ή		r T	r E	0 0	
		1	0	0		(4) CG-RAM		π \$		D							<u>م</u> ر	1	ъ ф			
	0	1	0	0	4	(5)				100001		đ	t			ዄ		ľ	r	μ	$\mathbf{\Omega}$	
	0	1	0	1	5	CG-RAM (6)		%	5		Ų	Ê	U		Q		オ	7	1	G	u	
	0	1	1	0	6	CG-RAM (7)		8	6	F	Ų	ŕ	Ų	Ŭ	ŧ	7	ħ	1004 380004		p	Σ	
	0	1	1	1	7	CG-RAM (8)		7	7	G	Ŵ	ĝ	Ŵ	ö	¢	7	÷	7	7	g	π	
	1	0	0	0	8	CG-RAM (1)		(8	Н	Х	h	Х	ø	1	4	ŋ	*	Ų	ŗ	X	
	1	0	0	1	9	CG-RAM (2)	ħ)	9	T	Ŷ	1	y	ф			፟	j	ľ	•1	y	
	1	0	1	0	A	CG-RAM (3)	<u> </u>	*		J	2	j	Z	Ü	۵			ń		j	Ŧ	
	1	0	1	1	В	CG-RAM	~~ # 5~	- Maria		Ň	hoor	k	{	ü	<u> </u>		, d		m	X	л Л	
		1	0	0	С	(4) CG-RAM	r T		7 7	1	¥	1	۰ ا	54 5	<u>}</u>		IJ		ņ	đ.		
						(5) CG-RAM	" L	7	<u>ኣ</u>	hou bui	T	*	1			ħ				¢	M	
	1	1	0	1	D	(6)	r	100001	10000X 10000X	M		M	}	Ŧ	4	1		ጓ		t.	Neccor	
	1	1	1	0	E	CG-RAM (7)	4	*	>	Ν	ለ	ľ	÷	ŵ	Ť	3	t		ςħ.	ĥ		
	1	1	1	1	F	CG-RAM (8)	*	X	?	Ũ	10000X	Ö	÷	3	$\mathbf{\downarrow}$	ij	y	7		Ö		

STA	ND	ARI	D		SF	PEC	IFI	CA	TIC)N I	FOI	R A1	ррғ	201			DO	CUM	ENT I	NO.	R	EV.NO	PAG
NAI	ME				51	LC			110													00	11/2
Ta	able	-11			1							ess, C	Char	acte	r Co	des (DD-R	AM)) ANI	D 5*7	' (whi	it Cursor))
		CI				er Pa	atter	r È			<i>.</i>	DEC	<u> </u>			0	1 (D (1	
			aract						JG-K	AM	ADD	KES:	5				haract CG-R						
D	D	DD D	D	D	D	D	D	А	Α	А	А	А	А	D	D	D	D	D	D	D	D		
7	6	5	4	3	2	1	0	5	4	3	2	1	0	D 7	6	5	4	3	2	1	0		
,	Ŭ	5	·		-	1	0		· ·		0	0	0	×	×	×	1	2	3	4	5		
											0	0	1	×	×	×	6	7	8	9	10		
											0	1	0	×	×	×	11	12	13	14	15	Chara	
											0	1	1	×	×	×	16	17	18	19	20	Patter	n(0)
0	0	0	0	×	0	0	0	0	0	0	1	0	0	\times	×	×	21	22	23	24	25		
											1	0	1	\times	×	×	26	27	28	29	30		
											1	1	0	\times	×	\times	31	32	33	34	35	İ	
											1	1	1	\times	×	\times	36	×	×	×	×	Curs	or
											0	0	0	\times	×	\times	1	2	3	4	5		
											0	0	1	\times	\times	\times	6	7	8	9	10		
											0	1	0	\times	×	\times	11	12	13	14	15	Chara	atan
0	0	0	0	×	0	0	1	0	0	1	0	1	1	\times	×	\times	16	17	18	19	20	Chara Patterr	
0	0	0	0		0	0	1	0	0	1	1	0	0	\times	\times	\times	21	22	23	24	25	ration	1(1)
											1	0	1	\times	\times	\times	26	27	28	29	30		
											1	1	0	\times	\times	\times	31	32	33	34	35		
											1	1	1	\times	\times	\times	36	\times	×	×	×	Curs	or
						1		1		1	1	1				1	1						
											0	0	0	\times	×	\times	1	2	3	4	5		
											0	0	1	\times	×	\times	6	7	8	9	10		
																						Chara	cter
0	0	0	0	×	1	1	1	1	1	1	<u> </u>	<u> </u>								<u> </u>		Pattern	
											ļ												. /
T .		C1					<u> </u>											- (2.1				Curs	or
VOT	2	. CC po lin 5. Cl	G-RA sitio le da narac	AM on an ta is cter j	addr id its 1.1 patte	ess s dis bit v ern r	bits play will∃ ow p	0 to is fo light oosit	2 d orme up t ions	esigned by the c	nate y a lo curso respo	the ogicatory of the ogicatory of the optication	char al Ol gardl to C(acte R wi less G-R	r the ith th of th AM o	patt ne cu e cun data	rsor. 1 sor p bits 0	e pos Main resen to 4	tain t tain t ce (bit 4	. The he 8 th	8 th li line g at t	ine is the If bit 4of he left)	the the
	2										-											to 7 are a	
		J	low	ever	, sir	ice (inara	acter	coc	ie bi	11.5	nas	no e	nec	ι, tł	ie di	spiay	exat	npie	adov	e can	be selec	tied t

either character code 00H or 08H 5. 1 for CG-ram data corresponds display selection and 0 to non-selection."×" Indicates non-effect.

STANDARD	SDECIEICATION EOD ADDOVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR APPROVAL		00	12/22

5.2 Interfacing to the MPU

This VFD module can interface in either two 4-bir operations or one 8-bit operation, thus allowing interfacing with 4-bit or 8-bit MPUs.

※ For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. When to use 4-bit parallel data transfer, DB0 to DB3 keep "H" or "L". The data transfer between the VFD module and the MPU is completed after the 4-bit data has been transferred before the four low order bits (for 8-bit operation. DB0 to DB3).

The busy flag (BF) are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.




Fig 4-biti transfer Example (M68)

*For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.

5.3 Reset Function

5.3.1 Power-on reset

An internal reset circuit automatically initializes the module when the power is turn on. The following instructions are executed during the initialization.

- Display clear Fill the DD-RAM with 20H (Space Code)
- Set the address counter to 00H Set the address counter (ACC) to point DD-RAM.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SI ECHICATION FOR ALL KOVAL		00	13/22
3) Disp	play on/off control:			
D	=0; Display off			
B	=0; Blinking off			
C	=0; Cursor off			
4) Entr	ry mode set:			
L/	D=1; Increment by 1			
S=	=0; No shift			
5) Fun	ction set			
IF	=1; 8-bit interface data			
B	R0=BR1=0; Brightness=100%			
N	=1; 2-line display			
6) CPU	J interface type			
W	hen JP0=Open; M68 type (Factory Setting)			
W	hen JP0=Short; i80 type			
5.3.2 Ex	xternal			

In order to use this function, a user must connect the soldering pad "JP1". When the soldering pad "JP1" is open-circuited, this function is not valid and when it is short-circuited, the third hole (pin #3) is used for external reset input. If low level signal longer than 500ns is input into the hole, reset function being same as power on reset is executed.

5.4 Soldering Land Function

Some soldering lands are prepared on the rear side of PCB, to set operating mode of the display module. A soldering iron is required to short soldering lands.

Table-12 Soldering Land OPEN/SHORT Combination Table

Mode	IP2	IP3	IP4	IP5	IP6	IP7
Parallel (Motorola)	(Note 1)	open	shorted	open	shorted	open
Parallel (Intel)	(Note 1)	open	shorted	open	open	shorted
Serial	open	shorted	open	shorted	shorted	open

Note 1: JP2 shorted (open) enables (disables) external reset mode.

STANDARD	
NAME	

6. INSTRUCTIONS

6.1 Outline

Only the instruction register (IR) and data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), read/write signal (R/W), and the data bus (DB0 to DB7), make up the controller instructions (See Table-13). There are four categories of instructions that:

- designate controller functions, such as display format, data length, ect.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Perform miscellaneous functions

Normally instructions that perform data transfer with interval RAM are used the most.

However, auto-increment by 1 (or auto-decrement by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed. Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the controller is not in the busy state (BF=0) before sending an instruction from the MPU to the nodule. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table-13 for the list of each instruction execution time.

ΓANDARD	SDF	TFIC	CATIC	N FC		PDO	VAT	D	OCUMI	ENT NO	. REV.NO	PAG
AME				IT I'C	AI		VAL				00	15/
able –13 Instructio	n Set											
Instruction	RS	R/W	DB7	DB6	DB5	DDE DB4	DB3	DB2	DB1	DB0	Description	n
	KS	K/W	DB/	DB0	DB3	DB4	DB3	DB2	DB1	DB0	Clear all displa	11 00
Display clear	0	0	0	0	0	0	0	0	0	1	sets DD-ram ad	-
Display clear	Ŭ	Ū	Ū	Ū	U	U	U	Ū	U	1	0 in address cou	
												RA
											address 0 in	
											Also returns	tł
C II					0	0	0				display being s	hifte
Cursor Home	0	0	0	0	0	0	0		1	×	to the or	rigina
											position DD	
											RAM co	nten
											remain unchang	ged
											Sets the	curse
											direction	an
Entry Mode set	0	0	0	0	0	0	0	1	I/D	S	-	ispla
				-	-	-	-		_, _	~		Thes
											operations are o	lurin
											WR/RD data	
												ispla
Display ON/OFF	0	0		0	0	0	1	D	С	р	ON/OFF(D),cu	
Control	0	0	0	0	0	0	1	D	C	В	ON/OFF(C),cut blink of cha	
											position(B)	racte
											Shifts display	<i>y</i> (
Cursor or display	0	0	0	0	0	1	S/C	R/L	×	×	1.	, c epin
Shift	Ŭ	Ű	Ů	Ŭ	Ŭ	1	5, 0	IU L		, ,	DD-RAM conte	-
											Sets data length	
											number of d	
Function set	0	0	0	0	1	IF	Ν	×	BR1	BR0	lines (N),	S
											brightness	leve
											(BR1, BR0)	
CGRAM address	0	0	0	1			٨	CG			Sets the CG-	RAN
Setting	0	Ŭ	V	1			A	.0			address.	
DDRAM	0	0	1				ADD				Sets the DD-	RAN
Address setting											address.	
Busy flag &											Read busy flag	
address setting	0	1	BF				ACC				and address co	ounte
											(ACC).	

ANDARD	SPEC	IFIC	ATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAG
ME	SILC				00	16/2
Data write to C or DDRAM	G 1	0	Data writing	Writes data into CC DD-RAM	G-RAM or	
Data Read from CG or DDRAM	1	1	Data reading	Read data from CC DD-RAM	-RAM or	
*NOTE	I/D=0 S=1: S=0: S/C= S/C= R/L= IF=1: IF=0: N=1: N=0: BR1, BF=1 BF=0	D: Dec Displa Curso 1: Disp 0: Cur 1: Shi 2 Shi 3 Abits 2 Lind 1 Line BR0=	 01: 75% 10: 50% 11: 25% (Internally operating). pusy (Instruction acceptable) 	[Abbreviation] DD-RAM: Display Dat CG-RAM: Character RAM ACG: CG-RAM Addre ADD: DD-RAM Addre ACC: Address Counter	Generater ss ess	
0 RS=0, This instruct (1) Fills all I (2) Clears th (3) Sets the (4) Sets the (5) If the cu	ay Clear 37 DB6 E 0 R/W=0 tions ocations in e contents display for address co rsor is disp	DB5 0 the di of the zero c unter(ulayed,	DB4 DB3 DB2 DB1 DB0 0 0 0 0 1 splay data RAM (DD-RAM) wit address counter (ACC) to 00H. haracter shift (returns original po ACC) to point to the DD-RAM. moves the cursor to the left mos fACC) to increment on the each a	sition). t character in the top line	e (upper line)	

STANDARD		CDE				EOD	4 D		57A T		DOCU	JMENT NO	Э.	REV.NO		PAC
NAME		SPE	LCIFI	ICAI	ION	FOR	AP.	PRO	VAL					00		17/2
6.2.2 Cur	sor Ho	ome														
	DB7	DB6	DB5	DB4	DB3	DB2	DB	1 DB	0							
	0	0	0	0	0	0	1	×								
	R	S=0 F	R/W=0)							02H to 0	ЗH ×:	Dor	n't care		
This inst											0211 10 0		DOI	i t ourc		
(1) Clea			ts of t	he ado	lress c	ounter	· (AC	CC) to	00H.							
(2) Sets								,								
(3) Sets	the dis	play f	for zer	o char	acter s	hift (r	eturn	s orig	inal p	osit	tion).					
(4) If th	e curso	or is di	splaye	ed, mo	ves the	e left 1	nost	charac	eter in	the	e top line	(upper li	ne).			
6.2.3 Entr	•															
	DB7	DB6	DB5	DB4	DB	3 DI	32	DB1	DB0	1						
	0	0	0	0	0	1		I/D	S							
	RS	S=0, R	/W=0							1	04	4H to 07H	ł			
		ress c e disp	ounter lay shi	(ACC ift, ins	C) is de		ented		er eac	ch v	write or r	ead to the	DD-	-RAM.		
The S bir S=1: S=0: The direct For exan DD-RAM maintain The curr	t enable Displa Cursor ction ir nple, in M. How its pos sor wi ive of t	ress co e disp y shift shift n whice f S=0 vever sition ll alre- the val	ounter lay shi t enable th the o and L if S=1 on pan eady b lue of	(ACC ift, ins led. display /D=1, and L iel. be shi S. Sin	C) is detend of tead of y is shift the cu D=1, 1 fted in nilarly	f curso f curso f fted is irsor v the dis n the readir	ented or shi s opp would play dire	ift , aft oosite i d shift would ction	n sens t one l shift select	se t cha on	to that of aracter to e charact by I/D	the curso the righ ter to the l during r	r. t afte left a reads	-RAM. er a MPU nd the curs of the E he cursor.	sor	woi
The S bir S=1: S=0: The direct For exan DD-RAN maintain The curr irrespect Also bot	t enable Displa Cursor ction ir nple, in M. How its pos sor wi ive of t	ress co e disp y shift shift n whice f S=0 vever sition ll alre- the val are sh	ounter lay shi t enable enable th the o and L if S=1 on pan eady t lue of nifted s	(ACC ift, ins led. display /D=1, and L nel. S. Sin simult	() is detended of tead of the cu D=1, 1 fted in nilarly aneous	f curso f curso f curso f curso in the dis n the readir	ented or shi s opp would splay dire ng an	ift , aft oosite i d shift would ction d writ	in sensition tone tone this shift select ing th	se t cha on ced e C	o that of aracter to e charact by I/D CG-RAM	the curso the righ ter to the l during r	r. t afte left a reads	er a MPU nd the curs of the I	sor	woi
The S bir S=1: S=0: The direct For exan DD-RAN maintain The curr irrespect Also bot	t enable Displa Cursor ction ir nple, i: M. Hov its pos sor wi ive of t h lines	ress co e disp y shift shift n whice f S=0 vever sition ll alre- the val are sh	ounter lay shi t enable ch the o and L if $S=1$ on pan eady t lue of hifted s ove ar	(ACC ift, ins led. display /D=1, and L nel. S. Sin simultand Dis	() is detended of tead of the cu D=1, 1 fted in nilarly aneous	afted is afted is ursor v the dis n the readir aly. nift by	ented or shi s opp would play dire ag an the '	ift , aft oosite i d shift would ction d writ "Entry	in sensition tone tone this shift select ing th	se t cha on ced e C	o that of aracter to e charact by I/D CG-RAM et"	the curso the righ ter to the during r always sl	r. t afte left a reads hift th	er a MPU nd the curs of the I	sor	woi
The S bir S=1: S=0: The direct For exar DD-RAN maintain The curs irrespect Also bot Table-	t enable Displa Cursor ction ir nple, i: M. How its pos sor wi ive of t h lines	ress control of the verse of th	ounter lay shi t enable ch the o and L if $S=1$ on pan eady t lue of hifted s ove ar A ae curve	(ACC ift, ins led. display /D=1, and L/ nel. S. Sin simultand Dis fter w	c) is det tead of the cu (D=1, f fted in nilarly aneous play sl	afted is insor v the dis n the readir ly. nift by DD-R	ented or shi s opp would play dire ng an <u>the '</u>	ift, aft oosite i d shift would ction d writ <u>"Entry</u> data	in sense t one d shift select ing the	se t cha on e C e S	o that of aracter to e charact by I/D CG-RAM et" After	the curso the righ ter to the during r always sl reading E r moves o	r. t afte left a reads hift th DD-R	er a MPU nd the curs of the E he cursor.	sor	woi
The S bir S=1: S=0: The direct For exar DD-RAM maintain The curr irrespect Also bot Table- I/D	t enable Displa Cursor ction ir nple, ir M. Hov its pos sor wi ive of t h lines <u>14 Cur</u> S	ress control of the value of th	ounter lay shi t enable th the o and L if $S=1$ on par- eady t lue of hifted s ove ar A e curs t.	(ACC aft, ins led. display /D=1, and I/ nel. S. Sin simultand Dis fter w sor m	c) is detend of tead of the cu D=1, 1 fited in nilarly aneous play sl riting 1	afted is insor v the dis n the readir ly. nift by DD-R one c	ented or shi s opp would play dire ng an the s AM of harac	ift , aft posite i d shift would ction d writ <u>"Entry</u> data cter to	in sense t one l shift select ing the	se t cha on e C e S T tc	to that of aracter to e charact by I/D CG-RAM et" After he curson o the left.	the curso o the righ ter to the l during r always sl reading E r moves o	r. t afte left a reads hift th DD-R ne ch	er a MPU nd the curs of the E he cursor.	sor DD-	
The S bir S=1: S=0: The direct For exar DD-RAM maintain The curs irrespect Also bot Table- I/D 0	t enable Displa Cursor ction ir nple, ir M. Hov its pos sor wi ive of t h lines 14 Cur S 0	ress control of the value of th	ounter lay shi t enable ch the o and L if $S=1$ on pan eady t lue of hifted s ove ar A ne curs t. ne curs t. ne curs	(ACC ift, ins led. display /D=1, and L nel. S. Sin simulta fter w sor m	c) is detend of tead of y is shift the cu D=1, 1 fited in filarly aneous play shift riting 1 oves of	afted is afted is insor v the dis the dis n the readir dy. nift by DD-R DD-R DD-R	ented or shi s opp would play dire ng an the ' AM of harac	ift, aft oosite i d shift would ction d writ "Entry data cter to	in sense t one l shift select ing the Mode the the	se t cha on e C e S T tc T th T	to that of aracter to e charact by I/D CG-RAM et" After he curson o the left. he curson e right.	the curso o the righ ter to the l during r always sl reading E r moves o or moves	r. t afte left a reads hift th DD-R ne ch one	er a MPU nd the curs of the E he cursor. AM data haracter	sor DD-	

STANDARD		SPF	SPECIFICATION FOR APPROVA	IVAT.		DOCUMENT NO.	REV.NO	PAGE				
NAME		51 1		CAIT		σκά		TAL			00	18/22
6.2.4 Dis	play (ON/OI	FF								1	
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0				
	0	0	0	0	1	D	С	В				
	R	S=0, R	/W=0							08H to 0FH		
										\times : Don't care		
This instrue			s vario				play.					
	-	ay on ,			Displa	•						
	C=1: Cursor on C=0: Cursor off. B=1: Blinking on B=0: blinking off											
B=1: Blinking on B=0: blinking off.												
(Blinking is achieved by alternating between a normal and all on display of a character. The cursor' blink with a frequency of about 1.0 Hz and DUTY 50%)												
6.2.5 Cur			-	-	uoout	1.0 112	una D	01100	, 0)		
		DB6		DB4	DB3	DB2	DB1	DB0				
	0	0	0	1	S/C	R/L	0	0]			
		.S=0, R		_			-			10H to 1FH		
	К	.5-0, K	vv -0							\times : Don't care		
This inst	ructio	n shifts	s the di	isplay a	nd/or 1	noves	the cur	sor on	cha	aracter to the left or ri	ght, without	reading
or writin				1 9								C
The S/C	bit se	lects m	oveme	nt of th	e cursc	or or m	oveme	nt of bo	th	the cursor and the disp	olay.	
S/C=1: S	Shift b	oth cur	sor and	l displa	y							
S/C=0: S			•									
					nt ward	move	ment o	f the dis	spla	ay and/or cursor.		
R/L=1: S				e								
R/L=0: 5	shift o	one chai	acter I	eft								
Table-15	Curs	or/Disn	lav shi	ft								
10010 15	Cuib	01/12/15	iuy sin	11								
S/C	R/L	Cu	rsor sh	ift						Display shift		
0	0	Mo	ove one	e chara	cter to	the left	ţ		No shift			
0	1	Mo	ove one	e chara	cter to	the rig	ht			No shift		
1	0	Sh	ift one	charac	ter to tl	ne left	with di	splay		Shift one character	to the left	
1	1	Shift one character to the right with display Shift							Shift one character	to the right		
		<u> </u>								1		I

STANDARD	SDECIE	SPECIFICATION FOR APPROVAL	7.4 T	DOCUMENT NO.	REV.NO	PAGE		
`NAME	SPECIF	ICATION	TURA	PPRO	VAL		00	19/22
6.2.6.Function	on Set							
DB	87 DB6 DB5	DB4 DB3	DB2	DB1	DB0			
0	0 1	IF N	\times	BR1	BR2			
	RS=0, R/W=0					20H to 3FH		
	10 0,10 0					×: Don't care		
This instruct	ion sets width	of data bus l	ine (wh	en to use	e naralle	el interface. IM=1). The	e number of	disnlav
	htness control.			en to us	purun	or interface. Intr 1). Th		uispiuj
•			d must	be the fi	rst instr	uction executed after po	ower-on.	
	lects between	•				F -		
	-bit CPU intert							
	-bit CPU inter							
	lects between 1	e						
	elect 2 line dis				o A80)			
				•		A41 to A80 fixed Low	level.)	
	-			-		e width of Anode outpu		
	BR	-			Brightn	-		
	0	0			1009	%		
	0	1			759	%		
	1	0			509	%		
	1	1			259	%		
6.2.7 Set C	CG-RAM Ad	dress						
D	B7 DB6 DB5	DB4 DB3	B DB2	DB1	DB0			
0	1	AC	CG					
	RS=0, R/W=0					40H to 7FH		
	K5 0, K/ W 0					×: Don't care		
This instruction	าท							
	ew 60bit addres	s into the add	iress coi	unter (A	(D_{1})			
	ddress counter			· · ·				
					conten	its of the address cour	nter (ACC)	will be
						ined by the "Entry Mod		
-		•				ssing CG-RAM, is 6-bit		
						vritten to CG-RAM		
6.2.8 Set D	D-RAM Add	lress						
D	B7 DB6 DB5	DB4 DB3	B DB2	DB1	DB0			
1		AD	D					
	RS=0, R/W=0					80H to A7H (1-	Line)	
						C0H to E7h (2-	<i>.</i>	
						×: Don't care	- /	

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE	
NAME	SPECIFICATION FOR AFTROVAL		00	20/22	
This inst	ruction				1
(1) Loads a 1	new 7-bit address into the address counter (ACC).				
(2) Sets the	address counter (ACC) to point to the DD-RAM.				1

Once the "Set DD-RAM Address" instruction has been executed, the contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

Table-16 Valid DD-RAM address Ranges

	Number of Character	Address Range
1 st line	40	00H to 27H
2 nd line	40	40H to 67H

6.2.9 Read Busy Flag and Address

DB7	DB6 DB5	DB4	DB3	DB2	DB1	DB0
BF			ACC	2		

RS=0, R/W=1

Read busy flag and address reads the flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress.

BF=1: busy state

BF=0: ready for next instruction, command receivable.

The next instruction will not be accepted until BF is reset to 0.Check the BF status before the next write operation. At the same time, the value of the address counter (ACC) in binary AAAAAAA is read out. This address counter (ACC) is used by both CG-RAM and DD-RAM address and its value is determined by the previous instruction. The address counter are the same as for instructions set CG-RAM address and set DD-RAM address.

6.2.10 Write Data to CG or DD-RAM

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
			Data R	lead			

RS=1, R/W=0

This instruction writes 8-bit binary data (DB7 to DB0) from CG-RAM or DD-RAM.

The previous designation determines whether CG-RAM or DD-RAM is to be read.

Before entering this read instruction, either CG-RAM or DD-RAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor shift instruction (when reading out DD-RAM). The operation of the cursor shift instruction is the same as the set DD-RAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR APPROVAL		00	21/22

Note: The address counter (ACC) is automatically incremented or decremented by 1 after the write instructions to CG-RAM or DD-RAM are executed. The RAM data selected by the ACC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DD-RAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.

7.0 PERATING RECOMMENDATIONS

- 7.1 Avoid applying excessive shock or vibration beyond the specification for the VFD module.
- 7.2 Since VFDs are made of glass material, careful handling is required.
 i.e. Direct impact with hard material to the glass surface (especially exhaust tip) may crack the glass.
- 7.3 When mounting the VFD module to your system, leave a slight gap between the VFD glass and your front panel. The module should be mounted without stress to avoid flexing of the PCB.
- 7.4 Avoid plugging or unplugging the interface connection with the power on, otherwise it may cause the severe damage to input circuitry.
- 7.5 Slow starting power supply may cause non-operation because one chip Mico won't be reset.
- 7.6 Exceeding any of maximum ratings may cause the permanent damage.
- 7.7 Since the VFD modules contain high voltage source, careful handing is required during powered on.
- 7.8 When the power is turned off, the capacitor dose not discharge immediately. The high voltage applied to the VFD must not contact to the ICs. And the short-circuit of mounted components on PCB within 30 times the specified current consumption when the power is turned on.
- 7.9 The power supply must be capable of providing at least 3 times the rated current, because the surge current can be more than 3 times the specified current consumption when the power is turned on.
- 7.10 Avoid using the module where excessive noise interference is expected. Noise may affects the Interface signal and causes improper operation. And it is important to keep the length of the interface cable less than 50cm.
- 7.11 Since all VFD modules contain C-MOS ICs, anti-static handing procedures are always required.
- NOTE: Newhaven Display reserves the right to change or modify this spec or design without notice in order to improve the quality or design of this product.

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV.NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	22/22

8.0 CONNECTOR INTERFACE

Pin No.	Serial	Parallel (Intel)	Parallel (Motorola)	Pin No.	Serial	Parallel (Intel)	Parallel (Motorola)
1	GND	GND	GND	2	V _{CC}	V _{CC}	Vcc
3	SI/SO	NC or RST/	NC or RST/	4	STB	RS	RS
5	NC	WR/	R/W	6	SCK	RD/	Е
7	NC	DB0	DB0	8	NC	DB1	DB1
9	NC	DB2	DB2	10	NC	DB3	DB3
11	NC	DB4	DB4	12	NC	DB5	DB5
13	NC	DB6	DB6	14	NC	DB7	DB7

NC = No Connection