



DOCUMENT NUMBER AND REVISION
VL-FS-MDLS16263-04 REV. B
(MDLS16263-LV-G-LED01G (BB))

DOCUMENT TITLE:
SPECIFICATION
OF
LCD MODULE TYPE
MODEL NO.: MDLS16263-04

DEPARTMENT	NAME	SIGNATURE	DATE
PREPARED BY	CHEN HUI JUAN	<i>HJ Chen</i>	2005.01.18
CHECKED BY	FRANK WANG	<i>Frank Wang</i>	2005.01.20
APPROVED BY	DERRICK TAM	<i>Derrick Tam</i>	2005.1.21

DISTRIBUTION LIST: MARKETING



DOCUMENT REVISION HISTORY 1:

DOCUMENT REVISION FROM	DOCUMENT REVISION TO	DATE	DESCRIPTION	CHANGED BY	CHECKED BY
	0.0	2000.02.16	First Release. The specification was modified from (Item no.: MDLS16263-03) MDLS16263-LV-G-LED01G (BB,W/CABLE/CON.)	PHILIP CHENG	
0.0	B	2005.01.13	Items 1 to 4 were updated: Based on a.) VL-QUA-012A REV. R, 2004.03.20 According to VL-QUA-012A, LCD size is small because Unit Per Laminate=80 which is more than 6pcs/Laminate. 1.) (Page 3) Contents were updated. 2.) (Page 5, Figure 1) Module Specification was updated. 3.) (Page 8, Point 4.2) Table 5 was updated. 4.) (Page 13, Point 5 & Point 6) “LCD Cosmetic Conditions” & “Remark” were added.	CHEN HUI JUAN	FRANK WANG



CONTENTS

	<u>Page No.</u>
1. GENERAL DESCRIPTION	4
2. MECHANICAL SPECIFICATIONS	4
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ELECTRICAL MAXIMUM RATINGS – FOR IC ONLY	6
3.2 ENVIRONMENTAL CONDITION	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 INTERFACE SIGNALS	7
4.2 TYPICAL ELECTRICAL CHARACTERISTICS	8
4.3 TIMING SPECIFICATIONS	9
4.4 TIMING DIAGRAM OF VDD AGAINST V0	11
4.5 CHARACTER GENERATOR ROM (NOVATEK STANDARD NT3881D-01)	12
5. LCD COSMETIC CONDITIONS	13
6. REMARK	13



VARITRONIX LIMITED

Specification of LCD Module Type ITEM NO.: MDLS16263-04

1. General Description

- 16 characters x 2 lines STN Positive Yellow Transflective LCD Character Module.
- Viewing Angle: 6 O'clock direction.
- Driving duty: 1/16 Duty, 1/5 bias.
- 'NTK' NT3881DH-01/AI die form or equivalent LCD Controller and Driver.
- 'SAMSUNG' KS0065B-PCC die form or equivalent 40-Channel Segment/Common Driver for Dot Matrix LCD.
- Yellow- Green LED01 backlight.
- Black bezel.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	53.0(W) x 20.0(H) x 8.0 MAX.(D)	mm
Viewing area	36.0(W) x 10.0(H)	mm
Display format	16 characters x 2 lines	-
Character size	1.85(W) x 3.15(H) (5 x 8 dots)	mm
Character spacing	0.30(W) x 1.10(H)	mm
Character pitch	2.15(W) x 4.25(H)	mm
Dot size	0.33(W) x 0.35(H)	mm
Dot spacing	0.05(W) x 0.05(H)	mm
Dot pitch	0.38(W) x 0.40(H)	mm
Weight:	Approx. 10	Grams




Figure 1: Module Specification



3. Absolute Maximum Ratings

3.1 Electrical Maximum Ratings –for IC Only

Table 2

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD - VSS	-0.3	+7.0	V
Power Supply voltage (LCD drive)	VLCD=VDD – V0	-0.3	+13.5	V
Input voltage	Vin	-0.3	VDD +0.3	V

Note:

The modules may be destroyed if they are used beyond the absolute maximum ratings.
All voltage values are referenced to VSS = 0V.

3.2 Environmental Condition

Table 3

Item	Operating Temperature (Topr)		Storage Temperature (Tstg)		Remark
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-10°C	+60°C	Dry
Humidity	95% max. RH for Ta ≤ 40°C < 95% RH for Ta > 40°C				no condensation
Vibration (IEC 68-2-6) cells must be mounted on a suitable connector	Frequency: 10 ~ 55 Hz Amplitude: 0.75 mm Duration: 20 cycles in each direction.				3 directions
Shock (IEC 68-2-27) Half-sine pulse shape	Pulse duration: 11 ms Peak acceleration: 981 m/s ² = 100g Number of shocks: 3 shocks in 3 mutually perpendicular axes.				3 directions



4. Electrical Specifications

4.1 Interface signals

Table 4

Pin No.	Symbol	Description
1	VSS	Ground (0V).
2	VDD	Power supply for logic.
3	V0	Power supply for LCD driver
4	RS	Register Select Input: “High” for Data register (for read and write) “Low” for Instruction register (for write), Busy flag, address counter (for read)
5	R/W	Read/Write signal: “High” for Read mode. “Low” for Write mode.
6	E	Enable. To read and write the data.
7	DB0	Data input/output (LSB)
8	DB1	Data input/output
9	DB2	Data input/output
10	DB3	Data input/output
11	DB4	Data input/output
12	DB5	Data input/output
13	DB6	Data input/output
14	DB7	Data input/output (MSB)
15	LED(+)	Anode of backlight.
16	LED(-)	Cathode of backlight



4.2 Typical Electrical Characteristics

At Ta = +25 °C, VDD = +5V±5%, VSS = 0V.

Table 5

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	VDD-VSS		4.75	5.0	5.25	V
Supply voltage (LCD)	VDD-V0	VDD = 5V, Note 1	4.2	4.5	4.8	V
Input signal voltage 1 for E, DB0-DB7, R/W, RS	V _{IH1}	“H” level	2.2	-	VDD	V
	V _{IL1}	“L” level	-0.3	-	0.8	V
Input signal voltage 2 for OSC1	V _{IH2}	“H” level	VDD -1.0	-	VDD	V
	V _{IL2}	“L” level	VSS	-	1.0	V
Supply Current (Logic & LCD)	IDD	VDD = 5V, Character mode	-	0.8	1.3	mA
		VDD= 5V, Checker board mode	-	1.2	1.8	mA
Supply Current (LCD)	I0	VDD = 5V, Character mode	-	0.2	0.3	mA
		VDD = 5V, Checker board mode	-	0.2	0.3	mA
Forward voltage of LED01 backlight	V _{LED01}	Forward current =2x10=20mA Number of LED chips=2 X 2 = 4.	-	4.0	4.2	V

Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.



4.3 Timing Specifications

At $T_a = 0\text{ }^{\circ}\text{C}$ to $+50\text{ }^{\circ}\text{C}$, $V_{DD} = 5V \pm 5\%$, $V_{SS} = 0V$

Refer to Fig. 2, the bus timing diagram for write mode.

Table 6

Parameter	Symbol	Min.	Max.	Unit	Remarks
Enable cycle time	t_{CYCE}	500	-	ns	
Enable "High" level pulse width	t_{WHE}	300	-	ns	
Enable rise time	t_{RE}	-	25	ns	
Enable fall time	t_{FE}	-	25	ns	
RS, R/W set-up time	t_{AS}	60	-	ns	8-bit operation mode
		100	-	ns	4-bit operation mode
RS, R/W address hold time	t_{AH}	10	-	ns	
Data output delay	t_{DS}	100	-	ns	
Data hold time	t_{DHR}	10	-	ns	

Refer to Fig. 3, the bus timing diagram for read mode.

Table 7

Parameter	Symbol	Min.	Max.	Unit	Remarks
Enable cycle time	t_{CYCE}	500	-	ns	
Enable "High" level pulse width	t_{WHE}	300	-	ns	
Enable rise time	t_{RE}	-	25	ns	
Enable fall time	t_{FE}	-	25	ns	
RS, R/W set-up time	t_{AS}	60	-	ns	8-bit operation mode
		100	-	ns	4-bit operation mode
RS, R/W address hold time	t_{AH}	10	-	ns	
Read data output delay	t_{RD}	-	190	ns	
Read data hold time	t_{DHR}	20	-	ns	




Figure 2: Bus write operation sequence (Writing data from MPU to NT3881D).




Figure 3: Bus read operation sequence (Reading out data from NT3881D to MPU).



4.4 Timing Diagram of VDD against V0.

Power on sequence shall meet the requirement of Figure 4, the timing diagram of VDD against V0.




Figure 4: Timing Diagram of VDD Against V0.



4.5 Character Generator ROM (NOVATEK Standard NT3881D-01)

		Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)																	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)	0	CG RAM (1)			0	a	P	`	Ɔ					一	夕	ミ	α	ρ	
	1	CG RAM (2)		!	1	A	Q	a	9					。	ア	チ	△	ä	9
	2	CG RAM (3)		"	2	B	R	b	r					「	イ	ツ	×	ρ	θ
	3	CG RAM (4)		#	3	C	S	c	s					」	ウ	テ	モ	ε	ω
	4	CG RAM (5)		\$	4	D	T	d	t					、	エ	ト	ハ	μ	Ω
	5	CG RAM (6)		%	5	E	U	e	u					、	オ	ナ	工	δ	Ü
	6	CG RAM (7)		&	6	F	V	f	v					ヲ	カ	ニ	ヨ	ρ	Σ
	7	CG RAM (8)		'	7	G	W	g	w					ア	キ	ヌ	ラ	9	π
	8	CG RAM (1)		(8	H	X	h	x					イ	ク	ホ	リ	γ	Σ
	9	CG RAM (2))	9	I	Y	i	y					ウ	ケ	ル	ル	γ	γ
	A	CG RAM (3)		*	:	J	Z	j	z					エ	コ	ン	レ	j	〒
	B	CG RAM (4)		+	;	K	[k	[オ	サ	ヒ	ロ	*	〒
	C	CG RAM (5)		,	<	L	¥	l	l					カ	シ	フ	ワ	φ	〒
	D	CG RAM (6)		-	=	M]	m]					ユ	ズ	へ	ン	±	÷
	E	CG RAM (7)		.	>	N	^	n	→					ヨ	セ	ホ	°	ñ	
	F	CG RAM (8)		/	?	O	_	o	+					ッ	ソ	マ	°	ö	■



5. LCD Cosmetic Conditions

- a.) Reference document follow VL-QUA-012A.
- b.) LCD size of the product is small.

6. Remark

- a.) Identification labels will be stuck on the module without obstructing the viewing area of display.
- b.) Varitronix does not responsible for any polarizer defect after the protective film has been removed from the display.

“Varitronix Limited reserves the right to change this specification.”

FAX: (852) 2343-9555.

URL: <http://www.varitronix.com>

- END -