## NCP3101C

## Product Preview

## Wide Input Voltage Synchronous Buck Converter

The NCP3101C is a high efficiency, 6 A DC-DC buck converter designed to operate from a 5 V to 12 V supply. The device is capable of producing an output voltage as low as 0.8 V . The NCP3101C can continuously output 6 A through MOSFET switches driven by an internally set 275 kHz oscillator. The $40-\mathrm{pin}$ device provides an optimal level of integration to reduce size and cost of the power supply. The NCP3101C also incorporates an externally compensated transconductance error amplifier and a capacitor programmable soft-start function. Protection features include programmable short circuit protection and input under voltage lockout (UVLO). The NCP3101C is available in a 40-pin QFN package.

## Features

- Split Power Rail 2.7 V to 18 V on PWRVCC
- 275 kHz Internal Oscillator
- Greater Than 90\% Max Efficiency
- Boost Pin Operates to 35 V
- Voltage Mode PWM Control
- $0.8 \mathrm{~V} \pm 1 \%$ Internal Reference Voltage
- Adjustable Output Voltage
- Capacitor Programmable Soft-Start
- $85 \%$ Max Duty Cycle
- Input Undervoltage Lockout
- Resistor Programmable Current Limit
- These are $\mathrm{Pb}-$ Free Devices


## Applications

- Servers / Networking
- DSP and FPGA Power Supply
- DC-DC Regulator Modules

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

| MARKING <br> DIAGRAM |  |
| :--- | :--- |
| QFN40, 6x6 |  |
| NCP3101C |  |
| AWLYYWWG |  |

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 24 of this data sheet.


Figure 1. Typical Application Diagram


Figure 2. Efficiency

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

NCP3101C


Figure 3. Detailed Block Diagram

## NCP3101C



Figure 4. Pin Connections

## Table 1. PIN FUNCTION DESCRIPTION

| Pin No | Symbol | Description |
| :---: | :---: | :---: |
| 1-4, 36-40 | PWRPHS | Power phase node (PWRPHS). Drain of the low side power MOSFET. |
| 5-12 | PWRGND | Power ground. High current return for the low-side power MOSFET. Connect PWRGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors. |
| 13 | VCC | Supply rail for the internal circuitry. Operating supply range is 4.5 V to 13.2 V . Decouple with a $1 \mu \mathrm{~F}$ capacitor to GND. Ensure that this decoupling capacitor is placed near the IC. |
| 14,15,19,20,23 | AGND | IC ground reference. All control circuits are referenced to these pins. |
| 16 | FB | The inverting input pin to the error amplifier. Use this pin in conjunction with the COMP pin to compensate the voltage-control feedback loop. Connect this pin to the output resistor divider (if used) or directly to output voltage. |
| 17 | COMP/DIS | Compensation or disable pin. The output of the error amplifier (EA) and the non-inverting input of the PWM comparator. Use this pin in conjunction with the FB pin to compensate the voltage-control feedback loop. The compensation capacitor also acts as a soft start capacitor. Pull the pin below 400 mV to disable controller. |
| 18 | NC | Not Connected. The pin can be connected to AGND or not connected. |
| 21 | TGOUT | High side MOSFET driver output. |
| 22 | CPHS | The controller phase sensing for short circuit protection. |
| 24 | BST | Supply rail for the floating top gate driver. To form a boost circuit, use an external diode to bring the desired input voltage to this pin (cathode connected to BST pin). Connect a capacitor ( $\mathrm{C}_{\mathrm{BST}}$ ) between this pin and the CPHS pin. |
| 25 | TGIN | High side MOSFET gate. |
| 26-34 | PWRVCC | Input supply pin for the high side MOSFET. Connect VCCPWR to the VCC pin or power separately for split rail application.. |
| 35 | BG | The current limit set pin. |

Table 2. ABSOLUTE MAXIMUM RATINGS

| Pin Name | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Main Supply Voltage Control Input | $\mathrm{V}_{\text {CC }}$ | -0.3 | 15 | V |
| Main Supply Voltage Power Input | PWRVCC | -0.3 | V |  |
| Bootstrap Supply Voltage vs Ground | $\mathrm{V}_{\text {BST }}$ | -0.3 | 30 | V |
| Bootstrap Supply Voltage vs Ground (spikes $<=$ <br> 50 ns) | V $_{\text {BST_spike }}$ | -5.0 | 40 | V |

## NCP3101C

Table 2. ABSOLUTE MAXIMUM RATINGS

| Pin Name | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Bootstrap Pin Voltage vs V ${ }_{\text {PWRPHS }}$ | $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {PWRPHS }}$ | -0.3 | 15 | V |
| High Side Switch Max DC Current | 1 PHS | 0 | 7.5 | A |
| $\mathrm{V}_{\text {PWRPHS }}$ Pin Voltage | $\mathrm{V}_{\text {PWRPHS }}$ | -0.7 | 30 | V |
| $\mathrm{V}_{\text {PWRPHS }}$ Pin Voltage (spikes < 50 ns ) | $\mathrm{V}_{\text {PWRPHSSP }}$ | -5 | 40 | V |
| CPHASE Pin Voltage | $\mathrm{V}_{\text {CPHS }}$ | -0.7 | 30 | V |
| CPHASE Pin Voltage (spikes < 50 ns ) | $\mathrm{V}_{\text {CPHSTR }}$ | -5 | 40 | V |
| Current Limit Set and Bottom Gate | $\mathrm{V}_{\mathrm{BG}}$ | -0.3 | $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{BG}}<15$ | V |
| Current Limit Set and Bottom Gate (spikes < 200 ns ) | $\mathrm{V}_{\text {BGSP }}$ | -2.0 | $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\text {BGSP }}<15$ | V |
| Top Gate vs Ground | $\mathrm{V}_{\text {TG }}$ | -0.3 | 30 | V |
| Top Gate vs Phase | $\mathrm{V}_{\text {TG }}$ | -0.3 | $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\text {TG }}<15$ | V |
| Top Gate vs Phase (spikes < 200 ns ) | $\mathrm{V}_{\text {TGSP }}$ | -2.0 | $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\text {TGSP }}<15$ | V |
| FB Pin Voltage | $\mathrm{V}_{\mathrm{FB}}$ | -0.3 | $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{FB}}<6.0$ | V |
| COMP/DISABLE | VCOMP/DIS | -0.3 | $\mathrm{V}_{\text {CC }}<\mathrm{V}_{\text {COMP/DIS }}<6.0$ | V |
| Rating | Symbol |  | Symbol | Unit |
| Thermal Resistance, Junction-to-Ambient (Note 2) | $\mathrm{R}_{\text {өJA }}$ |  | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Junction-to-Case (Note 2) at $85^{\circ} \mathrm{C}$ | $\mathrm{R}_{\text {өJC }}$ |  | 5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Continuous Power Distribution ( $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ ) | $\mathrm{P}_{\mathrm{D}}$ |  | 1.8 | W |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ |  | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Operating Temperature | $\mathrm{T}_{J}$ |  | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature Soldering (10 sec): Reflow (SMD styles only) Pb-Free (Note 1) | RF |  | 260 peak | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
NOTE: These devices have limited built-in ESD protection. The devices should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the device.

1. $60-180$ seconds minimum above $237^{\circ} \mathrm{C}$
2. Based on 110 * 100 mm double layer PCB with $35 \mu \mathrm{~m}$ thick copper plating.

## NCP3101C

Table 3. ELECTRICAL CHARACTERISTICS $\left(-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C}\right.$; VCC $=12 \mathrm{~V}, \mathrm{BST}-\mathrm{PHS}=12 \mathrm{~V}, \mathrm{BST}=12 \mathrm{~V}, \mathrm{PHS}=24 \mathrm{~V}$, for min/max values unless otherwise noted).

| Characteristic | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Power Power Channel | PWRV $_{\text {CC }}-\mathrm{GND}$ | 2.7 |  | 18 | V |
| Input Voltage Range | $\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}$ | 4.5 |  | 13.2 | V |
| Boost Voltage Range | $\mathrm{V}_{\mathrm{BST}}-\mathrm{GND}$ | 4.5 |  | 26.5 | V |

SUPPLY CURRENT

| Quiescent Supply Current | $\mathrm{V}_{\mathrm{FB}}=0.85 \mathrm{~V} \mathrm{~V}_{\mathrm{COMP}}=0.4 \mathrm{~V}$, <br> No Switching, $\mathrm{V}_{\mathrm{CC}}=13.2 \mathrm{~V}$ |  | 4.1 |  | mA |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Quiescent Supply Current | $\mathrm{V}_{\mathrm{FB}}=0.85 \mathrm{~V} \mathrm{~V}_{\mathrm{COMP}}=0.4 \mathrm{~V}$ |  |  |  |  |
| No Switching, $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |  |  |  |  |

UNDER VOLTAGE LOCKOUT

| $\mathrm{V}_{\mathrm{CC}}$ UVLO Threshold | $\mathrm{V}_{\mathrm{CC}}$ Rising Edge | 3.8 | - | 4.3 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{CC}}$ UVLO Hysteresis | - | - | 364 | - | mV |
| BST UVLO Threshold Rising | BST Rising | - | 3.82 | - | V |
| BST UVLO Threshold Falling |  | - | 3.71 | - | V |

## SWITCHING REGULATOR

| VFB Feedback Voltage, | $0^{\circ} \mathrm{C}<\mathrm{T}_{J}<70^{\circ} \mathrm{C}, 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<13.2 \mathrm{~V}$ | 0.792 | 0.800 | 0.808 | V |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Control Loop in Regulation | $-40^{\circ} \mathrm{C}<\mathrm{T}_{J}<125^{\circ} \mathrm{C}, 4.5<\mathrm{V}_{\mathrm{CC}}<13.2 \mathrm{~V}$ | 0.788 | 0.800 | 0.812 |  |
| Oscillator Frequency | $0^{\circ} \mathrm{C}<\mathrm{T}_{J}<70^{\circ} \mathrm{C}, 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<13.2 \mathrm{~V}$ | 250 | 275 | 300 | kHz |
|  | $-40^{\circ} \mathrm{C}<\mathrm{T}_{J}<125^{\circ} \mathrm{C}, 4.5<\mathrm{V}_{\mathrm{CC}}<13.2 \mathrm{~V}$ | 233 | 275 | 317 |  |
| Ramp-Amplitude Voltage |  | 0.8 | 1.1 | 1.4 | V |
| Minimum Duty Cycle |  | - | 8.5 | - | $\%$ |
| Maximum Duty Cycle |  |  | 85 |  | $\%$ |
| TG Falling to BG Rising Delay |  | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{G}}<2.0 \mathrm{~V}, \mathrm{~B}_{\mathrm{G}}>2.0 \mathrm{~V}$ | 46 |  | ns |
| BG Falling to TG Rising Delay | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~B}_{\mathrm{G}}<2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{G}}>2.0 \mathrm{~V}$ |  | 41 |  | ns |

PWM COMPENSATION

| Transconductance |  | 3.2 | - | 3.6 | mS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Open Loop DC Gain | Guaranteed by design | 55 | 70 | - | DB |
| Output Source Current | $\mathrm{V}_{\mathrm{FB}}<0.8 \mathrm{~V}$ | 80 | 140 | 193 | $\mu \mathrm{~A}$ |
| Output Sink Current | $\mathrm{V}_{\mathrm{FB}}>0.8 \mathrm{~V}$ | 80 | 131 | 193 |  |
| Input Bias Current |  | - | 0.160 | 1.0 | $\mu \mathrm{~A}$ |

ENABLE

| Enable Threshold (Falling) |  | 0.37 | 0.4 | .43 | V |
| :--- | :--- | :--- | :--- | :--- | :--- |

## SOFT-START

| Delay to Soft-Start |  | 1 | - | 5 | ms |
| :--- | :--- | :--- | :--- | :---: | :---: |
| SS Source Current | $\mathrm{V}_{\mathrm{FB}}<0.8 \mathrm{~V}$ | - | 10.6 | - | $\mu \mathrm{A}$ |
| Switch Over Threshold | $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ | - | 100 | - | $\%$ of <br> Vref |

## OVER-CURRENT PROTECTION

| OCSET Current Source | Sourced from BG Pin before Soft-Start | - | 10 | - | $\mu \mathrm{A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| OC Threshold | $\mathrm{R}_{\mathrm{BG}}=5 \mathrm{k} \Omega$ | - | 50 | - | mV |
| OC Switch-Over Threshold |  | - | 700 | - | mV |
| Fixed OC Threshold |  | - | 99 | - | mV |

PWM OUTPUT STAGE

| High-Side Switch On-Resistance | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V} \mathrm{I}_{\mathrm{D}}=1 \mathrm{~A}$ | - | 18 | - | $\mathrm{m} \Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Low-Side Switch On-Resistance | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V} \mathrm{I}_{\mathrm{D}}=1 \mathrm{~A}$ | - | 18 | - | $\mathrm{m} \Omega$ |

## NCP3101C

## TYPICAL OPERATING CHARACTERISTICS



Figure 5. Frequency ( $\mathrm{F}_{\mathrm{sw}}$ ) vs. Temperature


Figure 7. Reference Voltage ( $\mathrm{V}_{\text {ref }}$ ) vs. Temperature


Figure 9. Soft-Start Sourcing vs. Temperature


Figure 8. UVLO Threshold vs. Temperature


Figure 11. Icc vs. Temperature


Figure 13. Transconductance vs. Temperature


Figure 15. Controller Current vs. Input Voltage


Figure 12. Low-Side R $_{\text {DS(on) }}$ vs. Temperature


Figure 14. Maximum Duty Cycle vs. Input Voltage


Figure 16. Reference Voltage vs. Input Voltage

## NCP3101C

TYPICAL OPERATING CHARACTERISTICS


Figure 17. Minimum Duty Cycle vs.
Temperature

## General

NCP3101C is a high efficiency integrated wide input voltage 6 A synchronous PWM buck converter designed to operate from a 4.5 V to 13.2 V supply. The output voltage of the converter can be precisely regulated down to 800 mV $\pm 1.0 \%$ when the VFB pin is tied to the output voltage. The switching frequency is internally set to 275 kHz . A high gain Operational Transconductance Error Amplifier (OTEA) is used for feedback and stabilizing the loop.

## Input Voltage

The NCP3101C can be used in many applications by using the $\mathrm{V}_{\mathrm{CC}}$ and PWRVCC pins together or separately. The PWRVCC pin provides voltage to the switching MOSFETS. The $\mathrm{V}_{\mathrm{CC}}$ pin provides voltage to the control circuitry and driver stage.

If the $\mathrm{V}_{\mathrm{CC}}$ and the PWRVCC pin are not tied together, the input voltage of the PWRVCC pin can accept 2.7 V to 18 V . If the $\mathrm{V}_{\mathrm{CC}}$ and PWRVCC pins are tied together the input voltage range is 4.5 V to 13.2 V .

## Duty Cycle and Maximum Pulse Width Limits

In steady state DC operation, the duty cycle will stabilize at an operating point defined by the ratio of the input to the output voltage. The NCP3101C can achieve an $82 \%$ duty ratio. The part has a built in off-time which ensures that the bootstrap supply is charged every cycle. The NCP3101C is capable of a 100 ns pulse width (minimum) and allows a 12 V to 0.8 V conversion at 275 kHz . The duty cycle limit and the corresponding output voltage are shown below in graphical format in Figure 18. The green area represents the safe operating area for the lowest maximum operational duty cycle for 4.5 V and 13.2 V .


Figure 18. Maximum Input to Output Voltage

## Input voltage range (VCC and BST)

The input voltage range for both VCC and BST is 4.5 V to 13.2 V with reference to GND and PHS, respectively.

Although BST is rated at 13.2 V with reference to PHS, it can also tolerate 26.5 V with respect to GND.

## External Enable/Disable

Once the input voltage has exceeded the boost and UVLO threshold at 3.82 V and $\mathrm{V}_{\mathrm{CC}}$ threshold at 4 V , the COMP pin starts to rise. The PWRPHS node is tri-stated until the COMP voltage exceeds 830 mV . Once the 830 mV threshold is exceeded, the part starts to switch and is considered enabled. When the COMP pin voltage is pulled below the 400 mV threshold, it disables the PWM logic, the top MOSFET is driven off, and the bottom MOSFET is driven on as shown in Figure 19. In the disabled mode, the OTA output source current is reduced to $10 \mu \mathrm{~A}$.
When disabling the NCP3101C using the COMP / Disable pin, an open collector or open drain drive should be used as shown in Figure 20.


Figure 19. Enable/Disable Driver State Diagram


Figure 20. Recommended Disable Circuits

## Power Sequencing

Power sequencing can be achieved with NCP3101C using two general purpose bipolar junction transistors or MOSFETs. An example of the power sequencing circuit using the external components is shown in Figure 21.


Figure 21. Power Sequencing

## Normal Shutdown Behavior

Normal shutdown occurs when the IC stops switching because the input supply reaches UVLO threshold. In this case, switching stops, the internal soft start, SS, is discharged, and all gate pins go low. The switch node enters a high impedance state and the output capacitors discharge through the load with no ringing on the output voltage.

## External Soft-Start

The NCP3101C features an external soft start function, which reduces inrush current and overshoot of the output voltage. Soft start is achieved by using the internal current source of $10 \mu \mathrm{~A}$ (typ), which charges the external integrator capacitor of the transconductance amplifier. Figures 22 and 23 are typical soft start sequences. The sequence begins once $\mathrm{V}_{\mathrm{CC}}$ surpasses its UVLO threshold. During Soft Start as the Comp Pin rises through 400 mV , the PWM logic and gate drives are enabled. When the feedback voltage crosses 800 mV , the EOTA will be given control to switch to its higher regulation mode with the ability to source and sink $130 \mu \mathrm{~A}$. In the event of an over current during the soft start, the overcurrent logic will override the soft start sequence and will shut down the PWM logic and both the high side and low side gates of the switching MOSFETS.


Figure 22. Soft-Start Implementation


Figure 23. Soft-Start Sequence

## UVLO

Under Voltage Lockout (UVLO) is provided to ensure that unexpected behavior does not occur when $\mathrm{V}_{\mathrm{CC}}$ is too low to support the internal rails and power the converter. For the NCP3101C, the UVLO is set to ensure that the IC will start up when VCC reaches 4.0 V and shutdown when $\mathrm{V}_{\mathrm{CC}}$ drops below 3.6 V . The UVLO feature permits smooth operation from a varying 5.0 V input source.

## Current Limit Protection

In case of a short circuit or overload, the low-side (LS) FET will conduct large currents. The low-side $\mathrm{R}_{\mathrm{DS}(\text { on) }}$ sense is implemented to protect from over current by comparing the voltage at the phase node to AGND just prior to the low side MOSFET turnoff to an internally generated fixed voltage. If the differential phase node voltage is lower than OC trip voltage, an overcurrent condition occurs and a counter is initiated. If seven consecutive over current trips are counted, the PWM logic and both HS-FET and LS-FET are turned off. The converter will be latched off until input power drops below the UVLO threshold. The operation of key nodes are displayed in Figure 24 for both normal operation and during over current conditions.


Figure 24. Switching and Current Limit Timing

## Overcurrent Threshold Setting

The NCP3101C overcurrent threshold can be set from 50 mV to 450 mV by adding a resistor (RSET) between BG and GND. During a short period of time following $\mathrm{V}_{\mathrm{CC}}$ rising above the UVLO threshold, an internal $10 \mu \mathrm{~A}$ current (IOCSET) is sourced from the BG pin, creating a voltage drop across RSET. The voltage drop is compared against a stepped internal voltage ramp. Once the internal stepped voltage reaches the RSET voltage, the value is stored internally until power is cycled. The overall time length for the OC setting procedure is approximately 3 ms . When connecting an RSET resistor between BG and GND, the programmed threshold will be:

$$
\mathrm{I}_{\mathrm{OCth}}=\frac{\mathrm{I}_{\mathrm{OCSET}}{ }^{*} \mathrm{R}_{\mathrm{SET}}}{\mathrm{R}_{\mathrm{DS}(\mathrm{on})}} \rightarrow 7.2 \mathrm{~A}=\frac{10 \mu \mathrm{~A} * 13 \mathrm{k} \Omega}{18 \mathrm{~m} \Omega} \text { (eq. 1) }
$$

IOCSET = Sourced current
$\mathrm{I}_{\mathrm{OCTH}}=$ Current trip threshold
$\mathrm{R}_{\mathrm{DS}(\mathrm{on})} \quad=$ On resistance of the low side MOSFET
$\mathrm{R}_{\text {SET }} \quad=$ Current set resistor
The RSET values range from $5 \mathrm{k} \Omega$ to $45 \mathrm{k} \Omega$. If RSET is not connected or the RSET value is too high, the device switches the OCP threshold to a fixed 96 mV value ( 5.3 A ) typical at 12 V . The internal safety clamp on BG is triggered
as soon as BG voltage reaches 700 mV , enabling the 96 mV fixed threshold and ending the OC setting period. The current trip threshold tolerance is $\pm 25 \mathrm{mV}$. The accuracy is best at the highest set point ( 550 mV ). The accuracy will decrease as the set point decreases.

## Drivers

The NCP3101C drives the internal high and low side switching MOSFETS with 1 A gate drivers. The gate drivers also include adaptive non-overlap circuitry. The non-overlap circuitry increases efficiency which minimizes power dissipation by minimizing the low-side MOSFET body diode conduction time.

A block diagram of the non-overlap and gate drive circuitry used is shown in Figure 24.


Figure 25. Block Diagram
Careful selection and layout of external components is required to realize the full benefit of the onboard drivers. The capacitors between $\mathrm{V}_{\mathrm{CC}}$ and GND and between BST and CPHS must be placed as close as possible to the IC. A ground plane should be placed on the closest layer for return currents to GND in order to reduce loop area and inductance in the gate drive circuit.

## APPLICATION SECTION

## Design Procedure

When starting the design of a buck regulator, it is important to collect as much information as possible about the behavior of the input and output before starting the design.

ON Semiconductor has a Microsoft Excel $\circledR_{\circledR}$ based design tool available online under the design tools section of the NCP3101C product page. The tool allows you to capture your design point and optimize the performance of your regulator based on your design criteria.

Table 4. DESIGN PARAMETERS

| Design Parameter | Example Value |
| :--- | :---: |
| Input voltage (VCC) | 10.8 V to 13.2 V |
| Output voltage (VOUT) | 3.3 V |
| Input ripple voltage (VCC $\mathrm{V}_{\text {RIPPLE }}$ ) | 300 mV |
| Output ripple voltage (VOUTRIPPLE) | 40 mV |
| Output current rating (lout) | 6 A |
| Operating frequency (FSW) | 275 kHz |

The buck converter produces input voltage $\mathrm{V}_{\mathrm{CC}}$ pulses that are LC filtered to produce a lower DC output voltage $V_{\text {OUT }}$. The output voltage can be changed by modifying the on time relative to the switching period T or switching frequency. The ratio of high side switch on time to the switching period is called duty ratio D. Duty ratio can also be calculated using $\mathrm{V}_{\text {OUT }}, \mathrm{V}_{\mathrm{CC}}$, Low Side Switch Voltage Drop $V_{\text {LSD }}$, and High Side Switch Voltage Drop $V_{\text {HSD }}$.

$$
\begin{align*}
& F_{S W}=\frac{1}{T}  \tag{eq.2}\\
& D=\frac{T_{O N}}{T}(1-D)=\frac{T_{O F F}}{T}  \tag{eq.3}\\
& D=\frac{V_{\text {OUT }}+V_{\text {LSD }}}{V_{C C}-V_{H S D}+V_{L S D}} \approx D=\frac{V_{\text {OUT }}}{V_{C C}} \rightarrow  \tag{eq.4}\\
& 27.5 \%=\frac{3.3 \mathrm{~V}}{12 \mathrm{~V}} \\
& \text { D = Duty cycle } \\
& \mathrm{F}_{\text {SW }} \quad=\text { Switching frequency } \\
& \mathrm{T} \quad=\text { Switching period } \\
& \mathrm{T}_{\text {OFF }} \quad=\text { High side switch off time } \\
& \mathrm{T}_{\mathrm{ON}} \quad=\text { High side switch on time } \\
& \mathrm{V}_{\mathrm{HSD}} \quad=\text { High side switch voltage drop } \\
& \text { VCC = Input voltage } \\
& \mathrm{V}_{\mathrm{LSD}} \quad=\text { Low side switch voltage drop } \\
& \text { VOUT } \quad=\text { Output voltage }
\end{align*}
$$

## Inductor Selection

When selecting an inductor, the designer may employ a rule of thumb for the design where the percentage of ripple
current in the inductor should be between $10 \%$ and $40 \%$. When using ceramic output capacitors, the ripple current can be greater because the ESR of the output capacitor is small, thus a user might select a higher ripple current. However, when using electrolytic capacitors, a lower ripple current will result in lower output ripple due to the higher ESR of electrolytic capacitors. The ratio of ripple current to maximum output current is given in Equation 5.

$$
\begin{equation*}
\mathrm{ra}=\frac{\Delta \mathrm{I}}{\mathrm{I}_{\mathrm{OUT}}} \tag{eq.5}
\end{equation*}
$$

$$
\begin{array}{ll}
\Delta \mathrm{I} & =\text { Ripple current } \\
\text { IOUT } & =\text { Output current } \\
\text { ra } & =\text { Ripple current ratio }
\end{array}
$$

Using the ripple current rule of thumb, the user can establish acceptable values of inductance for a design using Equation 6.

$$
\begin{align*}
& \mathrm{L}_{\text {OUT }}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{I}_{\text {OUT }}{ }^{\text {ra }}{ }^{*} \mathrm{~F}_{\text {SW }}} *(1-\mathrm{D}) \rightarrow  \tag{eq.6}\\
& 5.6 \mu \mathrm{H}=\frac{12 \mathrm{~V}}{6.0 \mathrm{~A} * 26 \% * 275 \mathrm{kHz}} *(1-27.5 \%) \\
& \text { D } \quad=\text { Duty ratio } \\
& \mathrm{F}_{\text {SW }} \quad=\text { Switching frequency } \\
& \text { IOUT }=\text { Output current } \\
& \text { LOUT } \quad=\text { Output inductance } \\
& \text { ra } \quad=\text { Ripple current ratio }
\end{align*}
$$



Figure 26. Inductance vs. Current Ripple Ratio

When selecting an inductor, the designer must not exceed the current rating of the part. To keep within the bounds of the part's maximum rating, a calculation of the RMS current and peak current are required.


A standard inductor should be found so the inductor will be rounded to $5.6 \mu \mathrm{H}$. The inductor should support an RMS current of 6.02 A and a peak current of 6.78 A .

The final selection of an output inductor has both mechanical and electrical considerations. From a mechanical perspective, smaller inductor values generally correspond to smaller physical size. Since the inductor is often one of the largest components in the regulation system, a minimum inductor value is particularly important in space constrained applications. From an electrical perspective, the maximum current slew rate through the output inductor for a buck regulator is given by Equation 9.

$$
\begin{equation*}
\text { SlewRate }_{\text {LOUT }}=\frac{\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}_{\mathrm{OUT}}} \rightarrow 1.56 \mathrm{~A}=\frac{12 \mathrm{~V}-3.3 \mathrm{~V}}{5.6 \mu \mathrm{H}} \tag{eq.9}
\end{equation*}
$$

LouT $=$ Output inductance
$\mathrm{V}_{\mathrm{CC}} \quad=$ Input voltage
VOUT $\quad=$ Output voltage
Equation 9 implies that larger inductor values limit the regulator's ability to slew current through the output inductor in response to output load transients. Consequently, output capacitors must supply the load current until the inductor current reaches the output load current level. Reduced inductance to increase slew rates results in larger values of output capacitance to maintain tight output voltage regulation. In contrast, smaller values of inductance increase the regulator's maximum achievable slew rate and decrease the necessary capacitance at the expense of higher ripple current. The peak-to-peak ripple current is given by the following equation:

$$
\begin{align*}
\mathrm{I}_{\mathrm{PP}} & =\frac{\mathrm{V}_{\mathrm{OUT}}(1-\mathrm{D})}{\mathrm{L}_{\mathrm{OUT}} * \mathrm{~F}_{\mathrm{SW}}} \rightarrow  \tag{eq.10}\\
1.56 \mathrm{~A} & =\frac{3.3 \mathrm{~V}(1-27.5 \%)}{5.6 \mu \mathrm{H}^{*} 275 \mathrm{kHz}}
\end{align*}
$$

$\begin{array}{ll}\mathrm{D} & =\text { Duty ratio } \\ \mathrm{F}_{\mathrm{SW}} & =\text { Switching frequency }\end{array}$
$\mathrm{I}_{\mathrm{PP}} \quad=$ Peak-to-peak current of the inductor
LOUT $=$ Output inductance
VOUT $\quad=$ Output voltage
From Equation 10 it is clear that the ripple current increases as $\mathrm{L}_{\text {OUT }}$ decreases, emphasizing the trade-off between dynamic response and ripple current.

The power dissipation of an inductor falls into two categories: copper and core losses. Copper losses can be further categorized into DC losses and AC losses. A good first order approximation of the inductor losses can be made using the DC resistance as shown below:

$$
\begin{equation*}
\mathrm{LP}_{\mathrm{CU} \_\mathrm{DC}}=\mathrm{I}_{\mathrm{RMS}}{ }^{2 *} \mathrm{DCR} \rightarrow 199 \mathrm{~mW}=6.02^{2} * 5.5 \mathrm{~m} \Omega \tag{eq.11}
\end{equation*}
$$

IRMS $\quad=$ Inductor RMS current
$\mathrm{DCR} \quad=$ Inductor DC resistance
$\mathrm{LP}_{\mathrm{CU}}$ DC $\quad=$ Inductor DC power dissipation
The core losses and AC copper losses will depend on the geometry of the selected core, core material, and wire used. Most vendors will provide the appropriate information to make accurate calculations of the power dissipation, at which point the total inductor losses can be captured by the equation below:

$$
\begin{align*}
\mathrm{LP}_{\text {tot }} & =\mathrm{LP}_{\text {CU_DC }}+L P_{\text {CU_AC }}+L P_{\text {Core }} \rightarrow  \tag{eq.12}\\
204 \mathrm{~mW} & =199 \mathrm{~mW}+2 \mathrm{~mW}+3 \mathrm{~mW}
\end{align*}
$$

| $\mathrm{LP}_{\mathrm{CU}} \mathrm{DC}$ | $=$ Inductor DC power dissipation |
| :--- | :--- |
| $\mathrm{LP}_{\mathrm{CU}} \mathrm{AC}$ | $=$ Inductor AC power dissipation |
| $\mathrm{LP}_{\text {Core }}$ | $=$ Inductor core power dissipation |

## Output Capacitor Selection

The important factors to consider when selecting an output capacitor are DC voltage rating, ripple current rating, output ripple voltage requirements, and transient response requirements.
The output capacitor must be rated to handle the ripple current at full load with proper derating. The RMS ratings given in datasheets are generally for lower switching frequency than used in switch mode power supplies, but a multiplier is usually given for higher frequency operation. The RMS current for the output capacitor can be calculated below:

$$
\begin{equation*}
\mathrm{CO}_{\mathrm{RMS}}=\mathrm{I}_{\mathrm{OUT}} \frac{\mathrm{ra}}{\sqrt{12}} \rightarrow 0.45 \mathrm{~A}=6.0 \mathrm{~A} \frac{26 \%}{\sqrt{12}} \tag{eq.13}
\end{equation*}
$$

$$
\begin{array}{ll}
\mathrm{Co}_{\text {RMS }} & \text { = Output capacitor RMS current } \\
\mathrm{I}_{\text {OUT }} & =\text { Output current } \\
\text { ra } & \text { = Ripple current ratio }
\end{array}
$$

The maximum allowable output voltage ripple is a combination of the ripple current selected, the output capacitance selected, the Equivalent Series Inductance (ESL), and Equivalent Series Resistance (ESR).
The main component of the ripple voltage is usually due to the ESR of the output capacitor and the capacitance selected, which can be calculated as shown in Equation 14:

$$
\begin{align*}
& \mathrm{V}_{\mathrm{ESR}_{-} \mathrm{C}}=\mathrm{I}_{\mathrm{OUT}} * \mathrm{ra}\left(\mathrm{CO}_{\mathrm{ESR}}+\frac{1}{8 * \mathrm{~F}_{\mathrm{SW}}{ }^{*} \mathrm{C}_{\mathrm{OUT}}}\right)  \tag{eq.14}\\
& 19.6 \mathrm{mV}=6 * 26 \%\left(12 \mathrm{~m} \Omega+\frac{1}{8 * 275 \mathrm{kHz} * 820 \mu \mathrm{~F}}\right)
\end{align*}
$$

$\mathrm{Co}_{\text {ESR }} \quad=$ Output capacitor ESR
CoUT $\quad=$ Output capacitance
$\mathrm{F}_{\text {SW }} \quad=$ Switching frequency
IOUT $\quad=$ Output current
ra $\quad=$ Ripple current ratio
The ESL of capacitors depends on the technology chosen, but tends to range from 1 nH to 20 nH , where ceramic capacitors have the lowest inductance and electrolytic capacitors have the highest. The calculated contributing voltage ripple from ESL is shown for the switch on and switch off below:

$$
\begin{align*}
& V_{E S L O N}=\frac{E S L * I_{P P}{ }^{*} F_{S W}}{D} \rightarrow  \tag{eq.15}\\
& 15.6 \mathrm{mV}=\frac{10 \mathrm{nH} * 1.56 \mathrm{~A} * 275 \mathrm{kHz}}{27.5 \%} \\
& V_{\text {ESLOFF }}=\frac{E S L{ }^{*} I_{P P}{ }^{*} F_{S W}}{(1-D)} \rightarrow  \tag{eq.16}\\
& 5.92 \mathrm{mV}=\frac{10 \mathrm{nH} * 1.56 \mathrm{~A} * 275 \mathrm{kHz}}{(1-27.5 \%)} \\
& \text { D = Duty ratio } \\
& \text { ESL = Capacitor inductance } \\
& \text { FSW } \quad=\text { Switching frequency } \\
& \text { Ipp } \quad=\text { Peak-to-peak current }
\end{align*}
$$

The output capacitor is a basic component for fast response of the power supply. For the first few microseconds of a load transient, the output capacitor supplies current to the load. Once the regulator recognizes a load transient, it adjusts the duty ratio, but the current slope is limited by the inductor value.

During a load step transient, the output voltage initially drops due to the current variation inside the capacitor and the ESR (neglecting the effect of the ESL). The user must also consider the resistance added due to PCB traces and any connections to the load. The additional resistance must be added to the ESR of the output capacitor.

$$
\begin{align*}
& \Delta \mathrm{V}_{\text {OUT-ESR }}=\mathrm{I}_{\text {TRAN }} \times\left(\mathrm{CO}_{\mathrm{ESR}}+\mathrm{RCON}\right) \rightarrow \\
& 111 \mathrm{mV}=3 \mathrm{~A} \times(12 \mathrm{~m} \Omega+25 \mathrm{~m} \Omega) \tag{eq.17}
\end{align*}
$$

| Co $_{\text {ESR }}$ | $=$ Output capacitor Equivalent Series |
| :--- | :--- |
|  | Resistance |
| $\mathrm{I}_{\text {TRAN }}$ | $=$ Output transient current |

$\Delta V_{\text {OUT_ESR }}=$ Voltage deviation of $V_{\text {OUT }}$ due to the effects of ESR
A minimum capacitor value is required to sustain the current during the load transient without discharging it. The voltage drop due to output capacitor discharge is given by the following equation:

$$
\begin{aligned}
& \Delta \mathrm{V}_{\text {OUT-DIS }}=\frac{\left(\mathrm{I}_{\text {TRAN }}\right)^{2} \times \mathrm{L}_{\text {OUT }}}{2 * \mathrm{D}_{\mathrm{MAX}} * \mathrm{C}_{\mathrm{OUT}} \times\left(\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{OUT}}\right)} \rightarrow \text { (eq. } \\
& 4.16 \mathrm{mV}=\frac{(3 \mathrm{~A})^{2} \times 5.6 \mu \mathrm{H}}{2 * 82 \% * 820 \mu \mathrm{~F} \times(12 \mathrm{~V}-3.3 \mathrm{~V})}
\end{aligned}
$$

| C OUT | $=$ Output capacitance |
| :--- | :--- |
| $\mathrm{D}_{\text {MAX }}$ | $=$ Maximum duty ratio |
| $\mathrm{I}_{\text {TRAN }}$ | $=$ Output transient current |
| $\mathrm{L}_{\text {OUT }}$ | $=$ Output inductor value |
| VCC | $=$ Input voltage |
| $\mathrm{V}_{\text {OUT }}$ | $=$ Output voltage |
| $\Delta$ V $_{\text {OUT_DIS }}$ | $=$Voltage deviation of $V_{\text {OUT }}$ due to the |

In a typical converter design, the ESR of the output capacitor bank dominates the transient response. Please note that $\Delta \mathrm{V}_{\text {OUT_DIS }}$ and $\Delta \mathrm{V}_{\text {OUT_ESR }}$ are out of phase with each other, and the larger of these two voltages will determine the maximum deviation of the output voltage (neglecting the effect of the ESL).

Table 5 shows values of voltage drop and recovery time of the NCP3101C demo board with the configuration shown in Figure 27. The transient response was measured for the load current step from 3 A to 6 A ( $50 \%$ to $100 \%$ load).

Input capacitors are $2 \times 47 \mu \mathrm{~F}$ ceramic and $1 \times 270 \mu \mathrm{~F}$ OS-CON, output capacitors are $2 \times 100 \mu \mathrm{~F}$ ceramic and OS-CON as mentioned in Table 5. Typical transient response waveforms are shown in Figure 27.

More information about OS-CON capacitors is available at http://www.edc.sanyo.com.

Table 5. TRANSIENT RESPONSE VERSUS OUTPUT CAPACITANCE (50\% to $100 \%$ Load Step)

| COUT OS-CON $(\mu \mathrm{F})$ | Drop <br> $(\mathbf{m V})$ | Recovery Time <br> $(\mu \mathrm{s})$ |
| :---: | :---: | :---: |
| 0 | 384 | 336 |
| 100 | 224 | 298 |
| 150 | 192 | 278 |
| 220 | 164 | 238 |
| 270 | 156 | 212 |
| 560 | 128 | 198 |
| 820 | 112 | 118 |
| 1000 |  | 116 |



Figure 27. Typical Waveform of Transient Response

## Input Capacitor Selection

The input capacitor has to sustain the ripple current produced during the on time of the upper MOSFET, therefore must have a low ESR to minimize losses. The RMS value of the input ripple current is:

$$
\begin{align*}
& \mathrm{IIN}_{\mathrm{RMS}}=\mathrm{I}_{\mathrm{OUT}} \times \sqrt{\mathrm{D} \times(1-\mathrm{D})} \rightarrow \\
& 2.68 \mathrm{~A}=6.0 \mathrm{~A} \sqrt{27.5 \% \times(1-27.5 \%)} \tag{eq.19}
\end{align*}
$$

$\mathrm{D} \quad=$ Duty ratio
IIN $_{\text {RMS }} \quad=$ Input capacitance RMS current
IOUT $=$ Load current
The equation reaches its maximum value with $\mathrm{D}=0.5$. Loss in the input capacitors can be calculated with the following equation:

$$
\begin{align*}
\mathrm{P}_{\mathrm{CIN}} & =\mathrm{CIN}_{\mathrm{ESR}} \times\left(\mathrm{IIN}_{\mathrm{RMS}}\right)^{2} \\
71.8 \mathrm{~mW} & =10 \mathrm{~m} \Omega \times(2.68 \mathrm{~A})^{2} \tag{eq.20}
\end{align*}
$$

CIN $_{\text {ESR }} \quad=$ Input capacitance Equivalent Series Resistance

IIN ${ }_{\text {RMS }} \quad=$ Input capacitance RMS current $\mathrm{P}_{\mathrm{CIN}} \quad=$ Power loss in the input capacitor

Due to large di/dt through the input capacitors, electrolytic or ceramics should be used. If a tantalum capacitor must be used, it must be surge protected, otherwise capacitor failure could occur.

## Power MOSFET Dissipation

Power dissipation, package size, and the thermal environment drive power supply design. Once the dissipation is known, the thermal impedance can be calculated to prevent the specified maximum junction temperatures from being exceeded at the highest ambient temperature.

Power dissipation has two primary contributors: conduction losses and switching losses. The high-side MOSFET will display both switching and conduction losses. The switching losses of the low side MOSFET will not be calculated as it switches into nearly zero voltage and the losses are insignificant. However, the body diode in the low-side MOSFET will suffer diode losses during the non-overlap time of the gate drivers.

Starting with the high-side MOSFET, the power dissipation can be approximated from:
$P_{D_{-} H S}=P_{\text {COND }}+P_{\text {SW_TOT }}$
$\mathrm{P}_{\text {COND }} \quad=$ Conduction losses
$\mathrm{P}_{\mathrm{D}_{-} \mathrm{HS}} \quad=$ Power losses in the high side MOSFET
$\mathrm{P}_{\mathrm{SW}}$ тот $\quad=$ Total switching losses
The first term in Equation 21 is the conduction loss of the high-side MOSFET while it is on.

$$
\begin{equation*}
P_{\text {COND }}=\left(I_{\text {RMS_HS }}\right)^{2} \cdot R_{D S(o n) \_H S} \tag{eq.22}
\end{equation*}
$$

$\mathrm{I}_{\text {RMS_HS }}=$ RMS current in the high side MOSFET
$\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \text { _HS }}=$ On resistance of the high side MOSFET $\mathrm{P}_{\mathrm{COND}}=$ Conduction power losses
Using the ra term from Equation 5, $\mathrm{I}_{\text {RMS }}$ becomes:

$$
\begin{equation*}
I_{\text {RMS_HS }}=I_{\text {OUT }} \cdot \sqrt{D \cdot\left(1+\frac{\mathrm{ra}^{2}}{12}\right)} \tag{eq.23}
\end{equation*}
$$

$$
\begin{array}{ll}
\mathrm{D} & =\text { Duty ratio } \\
\text { ra } & =\text { Ripple current ratio } \\
\mathrm{I}_{\text {OUT }} & =\text { Output current } \\
\text { I RMS_HS } \quad=\text { High side MOSFET RMS current }
\end{array}
$$

The second term from Equation 21 is the total switching loss and can be approximated from the following equations.

$$
\begin{equation*}
\mathrm{P}_{\mathrm{SW}, \mathrm{TOT}}=\mathrm{P}_{\mathrm{SW}}+\mathrm{P}_{\mathrm{DS}}+\mathrm{P}_{\mathrm{RR}} \tag{eq.24}
\end{equation*}
$$

$\mathrm{P}_{\mathrm{DS}} \quad=$ High side MOSFET drain to source losses
$\mathrm{P}_{\mathrm{RR}} \quad=$ High side MOSFET reverse recovery losses
$\mathrm{P}_{\mathrm{SW}} \quad=$ High side MOSFET switching losses

PSW_TOT $^{=} \underset{\text { losses }}{\text { High side MOSFET total switching }}$
The first term for total switching losses from Equation 24 are the losses associated with turning the high-side MOSFET on and off and the corresponding overlap in drain voltage and current.

$$
\begin{align*}
\mathrm{P}_{\mathrm{SW}} & =\mathrm{P}_{\mathrm{TON}}+\mathrm{P}_{\text {TOFF }} \\
& =\frac{1}{2} \cdot\left(\mathrm{I}_{\mathrm{OUT}} \cdot \mathrm{~V}_{\mathrm{IN}} \cdot \mathrm{~F}_{\mathrm{SW}}\right) \cdot\left(\mathrm{t}_{\mathrm{RISE}}+\mathrm{t}_{\mathrm{FALL}}\right) \tag{eq.25}
\end{align*}
$$

FSW $\quad=$ Switching frequency
IOUT = Load current
PSW = High side MOSFET switching losses
$\mathrm{P}_{\text {TON }} \quad=$ Turn on power losses
$\mathrm{P}_{\mathrm{TOFF}} \quad=$ Turn off power losses
$\mathrm{t}_{\text {FALL }} \quad=$ MOSFET fall time
$t_{\text {RISE }} \quad=$ MOSFET rise time
VCC = Input voltage
When calculating the rise time and fall time of the high side MOSFET it is important to know the charge characteristic shown in Figure 28.


Figure 28. High Side MOSFET Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

$$
\begin{equation*}
\mathrm{t}_{\mathrm{RISE}}=\frac{\mathrm{Q}_{\mathrm{GD}}}{\mathrm{I}_{\mathrm{G} 1}}=\frac{\mathrm{Q}_{\mathrm{GD}}}{\left(\mathrm{v}_{\mathrm{BST}}-\mathrm{V}_{\mathrm{TH}} /\left(\mathrm{R}_{\mathrm{HSPU}}+\mathrm{R}_{\mathrm{G}}\right)\right.} \tag{eq.26}
\end{equation*}
$$

$\mathrm{I}_{\mathrm{G} 1} \quad=$ Output current from the high-side gate

$$
\mathrm{Q}_{\mathrm{GD}} \quad=\text { MOSFET gate to drain gate charge }
$$

$$
\mathrm{R}_{\mathrm{HSPU}} \quad=\text { Drive pull up resistance }
$$

$$
\mathrm{R}_{\mathrm{G}} \quad=\text { MOSFET gate resistance }
$$

$$
\mathrm{t}_{\mathrm{RISE}} \quad=\text { MOSFET rise time }
$$

$$
\mathrm{V}_{\mathrm{BST}} \quad=\text { Boost voltage }
$$

$$
\mathrm{V}_{\mathrm{TH}} \quad=\text { MOSFET gate threshold voltage }
$$

$$
\begin{equation*}
\mathrm{t}_{\mathrm{FALL}}=\frac{\mathrm{Q}_{\mathrm{GD}}}{\mathrm{I}_{\mathrm{G} 2}}=\frac{\mathrm{Q}_{\mathrm{GD}}}{\left(\mathrm{~V}_{\mathrm{BST}}-\mathrm{V}_{\mathrm{TH}}\right) /\left(\mathrm{R}_{\mathrm{HSPD}}+\mathrm{R}_{\mathrm{G}}\right)} \tag{eq.27}
\end{equation*}
$$

$\mathrm{I}_{\mathrm{G} 2}=$ Output current from the low-side gate drive
$\mathrm{Q}_{\mathrm{GD}}=$ MOSFET gate to drain gate charge
$\mathrm{R}_{\mathrm{G}}$ = MOSFET gate resistance
$\mathrm{R}_{\text {HSPD }} \quad=$ Drive pull down resistance
$\mathrm{t}_{\mathrm{FALL}} \quad=$ MOSFET fall time
$\mathrm{V}_{\mathrm{BST}} \quad=$ Boost voltage
$\mathrm{V}_{\mathrm{TH}} \quad=$ MOSFET gate threshold voltage
Next, the MOSFET output capacitance losses are caused by both the high-side and low-side MOSFETs, but are dissipated only in the high-side MOSFET.

$$
\begin{equation*}
\mathrm{P}_{\mathrm{DS}}=\frac{1}{2} \cdot \mathrm{C}_{\mathrm{OSS}} \cdot \mathrm{~V}_{\mathrm{IN}}^{2} \cdot \mathrm{~F}_{\mathrm{SW}} \tag{eq.28}
\end{equation*}
$$

COSS $\quad=$ MOSFET output capacitance at 0 V
$\mathrm{F}_{\text {SW }} \quad=$ Switching frequency
$\mathrm{P}_{\mathrm{DS}} \quad=$ MOSFET drain to source charge losses
VCC = Input voltage
Finally, the loss due to the reverse recovery time of the body diode in the low-side MOSFET is shown as follows:

$$
\begin{equation*}
P_{R R}=Q_{R R} \cdot V_{I N} \cdot F_{S W} \tag{eq.29}
\end{equation*}
$$

$\mathrm{F}_{\text {SW }} \quad=$ Switching frequency
$\mathrm{P}_{\mathrm{RR}} \quad=$ High side MOSFET reverse recovery losses
$\mathrm{Q}_{\mathrm{RR}} \quad=$ Reverse recovery charge
$\mathrm{V}_{\mathrm{CC}} \quad=$ Input voltage
The low-side MOSFET turns on into small negative voltages so switching losses are negligible. The low-side MOSFET's power dissipation only consists of conduction loss due to $\mathrm{R}_{\mathrm{DS}(o n)}$ and body diode loss during non-overlap periods.

$$
\begin{equation*}
P_{D_{-} L S}=P_{C O N D}+P_{B O D Y} \tag{eq.30}
\end{equation*}
$$

$\mathrm{P}_{\text {BODY }} \quad=$ Low side MOSFET body diode losses
$\mathrm{P}_{\mathrm{COND}} \quad=$ Low side MOSFET conduction losses
$\mathrm{P}_{\mathrm{D} \_L S} \quad=$ Low side MOSFET losses
Conduction loss in the low-side MOSFET is described as follows:

$$
\begin{equation*}
P_{C O N D}=\left(I_{R M S \_L S}\right)^{2} \cdot R_{D S(o n) \_L S} \tag{eq.31}
\end{equation*}
$$

$\mathrm{I}_{\text {RMS_LS }}=$ RMS current in the low side
$\mathrm{R}_{\mathrm{DS}(\mathrm{ON})=\mathrm{LS}}=$ Low-side MOSFET on resistance
$\mathrm{P}_{\mathrm{COND}}=$ High side MOSFET conduction losses

$$
\mathrm{I}_{\text {RMS_LS }}=\mathrm{I}_{\text {OUT }} \cdot \sqrt{(1-\mathrm{D}) \cdot\left(1+\frac{\mathrm{ra}}{}{ }^{2}\right.} \frac{12}{} \text { (eq. 32) }
$$

D $\quad=$ Duty ratio
IOUT $=$ Load current
$\mathrm{I}_{\text {RMS_LS }}=$ RMS current in the low side
ra $=$ Ripple current ratio
The body diode losses can be approximated as:

$$
\begin{equation*}
P_{B O D Y}=V_{F D} \cdot I_{O U T} \cdot F_{S W} \cdot\left(\mathrm{NOL}_{L H}+\mathrm{NOL}_{\mathrm{HL}}\right) \tag{eq.33}
\end{equation*}
$$

| $\mathrm{F}_{\mathrm{SW}}=$ | Switching frequency |
| :--- | ---: |
| $\mathrm{I}_{\mathrm{OUT}}=$ | Load current |
| NOL $_{\mathrm{HL}}=$ | Dead time between the high-side |
|  | MOSFET turning off and the low-side |
|  | MOSFET turning on, typically 46 ns |
| NOL $_{\text {LH }}=$ | Dead time between the low-side |

IOUT $=$ Load current
NOL $_{\text {HL }}=$ Dead time between the high-side MOSFET turning off and the low-side MOSFET turning on, typically 46 ns
$\mathrm{NOL}_{\mathrm{LH}}=$ Dead time between the low-side

MOSFET turning off and the high-side MOSFET turning on, typically 42 ns
$\mathrm{P}_{\text {BODY }} \quad=$ Low-side MOSFET body diode losses
$\mathrm{V}_{\mathrm{FD}} \quad=$ Body diode forward voltage drop

## Control Dissipation

The control portion of the IC power dissipation is determined by the formula below:

$$
\begin{equation*}
P_{C}=I_{C C} * V_{C C} \tag{eq.34}
\end{equation*}
$$

$\mathrm{I}_{\mathrm{CC}} \quad=$ Control circuitry current draw
$\mathrm{P}_{\mathrm{C}} \quad=$ Control power dissipation
$\mathrm{V}_{\mathrm{CC}} \quad=$ Input voltage
Once the IC power dissipations are determined, the designer can calculate the required thermal impedance to maintain a specified junction temperature at the worst case ambient temperature. The formula for calculating the junction temperature with the package in free air is:

$$
\begin{equation*}
T_{J}=T_{A}+P_{D} \cdot R_{\theta J C} \tag{eq.35}
\end{equation*}
$$

$\mathrm{P}_{\mathrm{D}} \quad=$ Power dissipation of the IC
$\mathrm{R}_{\theta \mathrm{JC}}=$ Thermal resistance junction-to-case of the regulator package
$\mathrm{T}_{\mathrm{A}} \quad=$ Ambient temperature
$\mathrm{T}_{\mathrm{J}} \quad=$ Junction temperature
As with any power design, proper laboratory testing should be performed to ensure the design will dissipate the required power under worst case operating conditions. Variables considered during testing should include maximum ambient temperature, minimum airflow, maximum input voltage, maximum loading, and component variations (i.e., worst case MOSFET $\mathrm{R}_{\mathrm{DS}(o n)}$ ).

## Compensation Network

To create a stable power supply, the compensation network around the transconductance amplifier must be used in conjunction with the PWM generator and the power stage. Since the power stage design criteria is set by the application, the compensation network must correct the overall output to ensure stability. The output inductor and capacitor of the power stage form a double pole at the frequency shown in Equation 36:

$$
\begin{align*}
\mathrm{F}_{\mathrm{LC}} & =\frac{1}{2 \pi * \sqrt{\mathrm{~L}_{\mathrm{OUT}}{ }^{*} \mathrm{C}_{\mathrm{OUT}}}} \rightarrow  \tag{eq.36}\\
2.35 \mathrm{kHz} & =\frac{1}{2 \pi * \sqrt{5.6 \mu \mathrm{H} * 820 \mu \mathrm{~F}}}
\end{align*}
$$

Cout $=$ Output capacitor
$\mathrm{F}_{\mathrm{LC}} \quad=$ Double pole inductor and capacitor frequency
LOUT $\quad=$ Output inductor value
The ESR of the output capacitor creates a "zero" at the frequency a shown in Equation 37:

$$
\begin{align*}
\mathrm{F}_{\mathrm{ESR}} & =\frac{1}{2 \pi * \mathrm{CO}_{\mathrm{ESR}}{ }^{*} \mathrm{C}_{\mathrm{OUT}}} \rightarrow  \tag{eq.37}\\
16.2 \mathrm{kHz} & =\frac{1}{2 \pi * 12 \mathrm{~m} \Omega * 820 \mu \mathrm{~F}} \rightarrow
\end{align*}
$$

$\mathrm{CO}_{\text {ESR }}=$ Output capacitor ESR
CoUT $\quad=$ Output capacitor
$\mathrm{F}_{\mathrm{LC}} \quad=$ Output capacitor ESR frequency
The two equations above define the bode plot that the power stage has created or open loop response of the system. The next step is to close the loop by considering the feedback values. The closed loop crossover frequency should be greater then the $\mathrm{F}_{\mathrm{LC}}$ and less than $1 / 5$ of the switching frequency, which would place the maximum crossover frequency at 55 kHz . Further, the calculated $\mathrm{F}_{\mathrm{ESR}}$ frequency should meet the following:

$$
\begin{equation*}
\mathrm{F}_{\mathrm{ESR}}=<\frac{\mathrm{F}_{\mathrm{SW}}}{5} \tag{eq.38}
\end{equation*}
$$

$$
\begin{array}{ll}
\mathrm{F}_{\mathrm{SW}} & =\text { Switching frequency } \\
\mathrm{F}_{\mathrm{ESR}} & =\text { Output capacitor ESR zero frequency }
\end{array}
$$

If the criteria is not met, the compensation network may not provide stability, and the output power stage must be modified.

Figure 29 shows a pseudo Type III transconductance error amplifier.


Figure 29. Pseudo Type III Transconductance Error Amplifier

The compensation network consists of the internal error amplifier and the impedance networks $\mathrm{Z}_{\mathrm{IN}}\left(\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{R}_{\mathrm{F}}\right.$, and $\mathrm{C}_{\mathrm{F}}$ ) and external $\mathrm{Z}_{\mathrm{FB}}\left(\mathrm{R}_{\mathrm{C}}, \mathrm{C}_{\mathrm{C}}\right.$, and $\left.\mathrm{C}_{\mathrm{P}}\right)$. The compensation network has to provide a closed loop transfer function with the highest 0 dB crossing frequency to have fast response and the highest gain in DC conditions to minimize the load regulation issues. A stable control loop has a gain crossing with $-20 \mathrm{~dB} /$ decade slope and a phase margin greater than $45^{\circ}$. Include worst-case component variations when
determining phase margin. To start the design, a resistor value should be chosen for $R_{2}$ from which all other components can be chosen. A good starting value is $10 \mathrm{k} \Omega$.

The NCP3101C allows the output of the DC-DC regulator to be adjusted down to 0.8 V via an external resistor divider network. The regulator will maintain 0.8 V at the feedback pin. Thus, if a resistor divider circuit was placed across the feedback pin to $\mathrm{V}_{\text {OUT }}$, the regulator will regulate the output voltage proportional to the resistor divider network in order to maintain 0.8 V at the FB pin.
R1

Figure 30. Feedback Resistor Divider
The relationship between the resistor divider network above and the output voltage is shown in Equation 39:

$$
\begin{equation*}
R_{2}=R_{1} \cdot\left(\frac{V_{\mathrm{REF}}}{V_{\mathrm{OUT}}-V_{\mathrm{REF}}}\right) \tag{eq.39}
\end{equation*}
$$

$\mathrm{R}_{1} \quad=$ Top resistor divider
$\mathrm{R}_{2} \quad=$ Bottom resistor divider
VOUT = Output voltage
VREF $\quad=$ Regulator reference voltage
The most frequently used output voltages and their associated standard $R_{1}$ and $R_{2}$ values are listed in Table 6.

Table 6. OUTPUT VOLTAGE SETTINGS

| $\mathbf{V}_{\mathbf{O}} \mathbf{( V )}$ | $\left.\mathbf{R}_{\mathbf{1}} \mathbf{( k \Omega}\right)$ | $\mathbf{R}_{\mathbf{2}} \mathbf{( k \boldsymbol { \Omega } )}$ |
| :---: | :---: | :---: |
| 0.8 | 1.0 | Open |
| 1.0 | 2.55 | 10 |
| 1.1 | 3.83 | 10.2 |
| 1.2 | 4.99 | 10 |
| 1.5 | 10 | 11.5 |
| 1.8 | 12.7 | 10.2 |
| 2.5 | 21.5 | 10 |
| 3.3 | 31.6 | 10 |
| 5.0 | 52.3 | 10 |

The compensation components for the Pseudo Type III Transconductance Error Amplifier can be calculated using the method described below. The method serves to provide a good starting place for compensation of a power supply. The values can be adjusted in real time using the compensation tool comp calc, available for download at ON Semiconductor's website.

The poles of the compensation network are calculated as follows if RF is reduced to zero.
The first pole is set at the ESR zero.

$$
\begin{equation*}
F_{P 1}=\frac{1}{2 \pi \cdot R_{C} \cdot C_{P}} \tag{eq.40}
\end{equation*}
$$

The second pole is set at zero crossover frequency.

$$
\begin{equation*}
\mathrm{F}_{\mathrm{P} 2}=\frac{1}{2 \pi \cdot \frac{\mathrm{R}_{1} \cdot \mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}} \cdot \mathrm{C}_{\mathrm{F}}} \tag{eq.41}
\end{equation*}
$$

The first zero should be set at the LC pole frequency.

$$
\begin{equation*}
F_{z 1}=\frac{1}{2 \pi \cdot R_{C} \cdot C_{C}} \tag{eq.42}
\end{equation*}
$$

The second zero is determined automatically by $\mathrm{F}_{\mathrm{P} 2}$.

$$
\begin{equation*}
F_{z 2}=\frac{1}{2 \pi \cdot R_{1} \cdot C_{F}} \tag{eq.43}
\end{equation*}
$$

## NCP3101C

In practical design, the feed through resistor should be at 2 X the value of $\mathrm{R}_{2}$ to minimize error from high frequency feed through noise. Using the 2 X assumption, $\mathrm{R}_{\mathrm{F}}$ will be set to $20 \mathrm{k} \Omega$ and the feed through capacitor can be calculated as shown below:

$$
C_{F}=\frac{\left(R_{1}+R_{2}\right)}{2 \pi *\left(R_{1} * R_{F}+R_{2} * R_{F}+R_{2} * R_{1}\right) * f_{\text {cross }}} \rightarrow 214 \mathrm{pF}=\frac{(31.6 \mathrm{k} \Omega+10 \mathrm{k} \Omega)}{2 * \pi *(31.6 \mathrm{k} \Omega * 20 \mathrm{k} \Omega+10 \mathrm{k} \Omega * 20 \mathrm{k} \Omega+10 \mathrm{k} \Omega * 31.6 \mathrm{k} \Omega) * 27 \mathrm{kHz}}
$$

$\mathrm{C}_{\mathrm{F}} \quad=$ Feed through capacitor
$\mathrm{f}_{\text {cross }} \quad=$ Crossover frequency
$\mathrm{R}_{1} \quad=$ Top resistor divider
$\mathrm{R}_{2} \quad=$ Bottom resistor divider
$\mathrm{R}_{\mathrm{F}} \quad=$ Feed through resistor
The crossover of the overall feedback occurs at $\mathrm{F}_{\mathrm{PO}}$ :

$$
\begin{aligned}
& \mathrm{F}_{\mathrm{PO}}=\frac{\left(\mathrm{R}_{1}+\mathrm{R}_{\mathrm{F}}\right)}{(2 \pi)^{2} * \mathrm{C}_{\mathrm{F}}^{2}\left[\left(\mathrm{R}_{1}+\mathrm{R}_{\mathrm{F}}\right) * \mathrm{R}_{2}+\mathrm{R}_{1} * \mathrm{R}_{\mathrm{F}}\right] *\left(\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{1}\right)} * \frac{\mathrm{~V}_{\text {ramp }}}{\mathrm{F}_{\mathrm{LC}} * \mathrm{~V}_{\mathrm{IN}}} \\
& 18.9 \mathrm{kHz}=\frac{(31.6 \mathrm{k} \Omega+20 \mathrm{k} \Omega)}{(2 \pi)^{2} *(214 \mathrm{pF})^{2}[(31.6 \mathrm{k} \Omega+20 \mathrm{k} \Omega) * 10 \mathrm{k} \Omega+31.6 \mathrm{k} \Omega * 20 \mathrm{k} \Omega](20 \mathrm{k} \Omega+31.6 \mathrm{k} \Omega)} * \frac{1.1 \mathrm{~V}}{2.35 \mathrm{kHz} * 12 \mathrm{~V}} \\
& \\
& \\
& \begin{array}{ll}
\mathrm{C}_{\mathrm{F}} & =\text { Feed through capacitor } \\
\mathrm{f}_{\text {cross }} & \quad \text { Crossover frequency } \\
\mathrm{F}_{\mathrm{LC}} & \quad=\text { Frequency of the output inductor and capacitor } \\
\mathrm{F}_{\mathrm{PO}} & \quad=\text { Pole frequency } \\
\mathrm{R}_{1} & \quad \text { Top of resistor divider } \\
\mathrm{R}_{2} & \quad=\text { Bottom of resistor divider } \\
\mathrm{R}_{\mathrm{F}} & \quad=\text { Feed through resistor } \\
\mathrm{VCC} & \quad=\text { Input voltage } \\
\mathrm{V}_{\text {ramp }} & \quad=\text { Peak-to-peak voltage of the ramp }
\end{array}
\end{aligned}
$$

The cross over combined compensation network can be used to calculate the transconductance output compensation network as follows:

$$
\begin{align*}
& \mathrm{C}_{\mathrm{C}}=\frac{1}{\mathrm{~F}_{\mathrm{PO}}} * \frac{\mathrm{R}_{2}}{\mathrm{R}_{2} * \mathrm{R}_{1}} * \mathrm{gm} \rightarrow  \tag{eq.46}\\
& 43.3 \mathrm{nF}=\frac{1}{18.9 \mathrm{kHz}} * \frac{10 \mathrm{k} \Omega}{10 \mathrm{k} \Omega+31.6 \mathrm{k} \Omega} * 3.4 \mathrm{mS} \\
& \begin{array}{ll}
\mathrm{C}_{\mathrm{C}} & =\text { Compensation capacitor } \\
\mathrm{F}_{\mathrm{PO}} & =\text { Pole frequency } \\
\mathrm{gm} & =\text { Transconductance of amplifier } \\
\mathrm{R}_{1} & =\text { Top of resistor divider } \\
\mathrm{R}_{2} & =\text { Bottom of resistor divider }
\end{array} \\
& \text { eq. 47) }  \tag{eq.47}\\
& 5.05 \mathrm{k} \Omega=
\end{align*}
$$

| $\mathrm{CO}_{\mathrm{ESR}}$ | $=$ Output capacitor ESR |
| :--- | :--- |
| $\mathrm{C}_{\mathrm{OUT}}$ | $=$ Output capacitor |
| $\mathrm{C}_{\mathrm{P}}$ | $=$ Compensation pole capacitor |
| $\mathrm{R}_{\mathrm{C}}$ | $=$ Compensation resistor |

## Calculating Soft-Start Time

To calculate the soft start delay and soft start time, the following equations can be used.

$$
\begin{align*}
& \mathrm{t}_{\text {SSdelay }}=\frac{\left(\mathrm{C}_{P}+\mathrm{C}_{\mathrm{C}}\right) * 0.9 \mathrm{~V}}{\mathrm{I}_{\mathrm{SS}}}  \tag{eq.49}\\
& 3.59 \mathrm{~ms}=\frac{(0.309 \mathrm{nF}+43 \mathrm{nF}) * 0.83 \mathrm{~V}}{10 \mu \mathrm{~A}}
\end{align*}
$$

$\mathrm{C}_{\mathrm{P}} \quad=$ Compensation pole capacitor
$\mathrm{C}_{\mathrm{C}} \quad=$ Compensation capacitor
$\mathrm{I}_{\mathrm{SS}} \quad=$ Soft start current
The time the output voltage takes to increase from 0 V to a regulated output voltage is $\mathrm{t}_{\mathrm{SS}}$ as shown in Equation 50:


Figure 31. Soft Start Ramp
The delay from the charging of the compensation network to the bottom of the ramp is considered $\mathrm{t}_{\text {ssdelay }}$. The total delay time is the addition of the current set delay and $\mathrm{t}_{\text {ssdelay }}$, which in this case is 3.2 ms and 3.59 ms respectively, for a total of 6.79 ms .

## Calculating Input Inrush Current

The input inrush current has two distinct stages: input charging and output charging. The input charging of a buck stage is usually not controlled, and is limited only by the input RC network and the output impedance of the upstream power stage. If the upstream power stage is a perfect voltage source, then the input charge inrush current can be depicted as shown in Figure 32 and calculated as:


Figure 32. Input Charge Inrush Current

$$
\begin{gathered}
\mathrm{I}_{\text {ICinrush_PK }}=\frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{CIN}_{\text {ESR }}} \\
120 \mathrm{~A}=\frac{12}{0.1} \\
\mathrm{I}_{\text {ICin_RMS }}=\frac{\mathrm{V}_{\text {IN }}}{\mathrm{CINESR}} * 0.316 * \sqrt{\frac{5^{*} \mathrm{CIN}_{\text {ESR }}{ }^{*} \mathrm{C}_{\mathrm{IN}}}{\mathrm{t}_{\text {DELAY_TOTAL }}}}
\end{gathered}
$$

(eq. 52)

$$
5.92 \mathrm{~A}=\frac{12 \mathrm{~V}}{0.1 \Omega} \quad * 0.316 * \sqrt{\frac{5^{*} 0.1 \Omega * 330 \mu \mathrm{~F}}{6.76 \mathrm{~ms}}}
$$

| $\mathrm{C}_{\text {IN }}$ | $=$ Input capacitor |
| :--- | :--- |
| CIN $_{\text {ESR }}$ | $=$ Input capacitor ESR |
| $\mathrm{t}_{\text {DELAY_TOTAL }}$ | $=$ Total delay interval |
| $\mathrm{V}_{\text {CC }}$ | $=$ Input voltage |

Once the $\mathrm{t}_{\text {DELAY_TOTAL }}$ has expired, the buck converter starts to switch and a second inrush current can be calculated:

$$
\begin{aligned}
\mathrm{I}_{\text {OCinrush_RMS }}= & \frac{\left(\mathrm{C}_{\mathrm{OUT}}+\mathrm{C}_{\mathrm{LOAD}}\right) * \mathrm{~V}_{\mathrm{OUT}}}{\mathrm{t}_{\mathrm{SS}}} \\
& * \frac{\mathrm{D}}{\sqrt{3}}+\mathrm{I}_{\mathrm{CL}} * \mathrm{D}
\end{aligned}
$$

CouT $=$ Total converter output capacitance
$\mathrm{C}_{\text {LOAD }}=$ Total load capacitance
D $\quad=$ Duty ratio of the load
$\mathrm{I}_{\mathrm{CL}} \quad=$ Applied load at the output
$\mathrm{I}_{\text {OCinrush_RMS }}=$ RMS inrush current during start-up
$\mathrm{t}_{\text {SS }} \quad=$ Soft start interval
VOUT $\quad=$ Output voltage
From the above equation, it is clear that the inrush current is dependant on the type of load that is connected to the output. Two types of load are considered in Figure 33: a resistive load and a stepped current load.


Figure 33. Load Connected to the Output Stage
If the load is resistive in nature, the output current will increase with soft start linearly which can be quantified in Equation 54.
$I_{\text {CLR- }} \mathrm{RMS}=\frac{1}{\sqrt{3}} * \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{R}_{\text {OUT }}} \quad \mathrm{I}_{\text {CR_PK }}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{R}_{\mathrm{OUT}}}$

$$
\begin{equation*}
191 \mathrm{~mA}=\frac{1}{\sqrt{3}} * \frac{3.3 \mathrm{~V}}{10 \Omega} \quad 330 \mathrm{~mA}=\frac{3.3 \mathrm{~V}}{10 \Omega} \tag{eq.54}
\end{equation*}
$$

| $\mathrm{R}_{\text {OUT }}$ | $=$ Output resistance |
| :--- | :--- |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage |
| $\mathrm{I}_{\text {CLR_RMS }}$ | $=$ RMS resistor current |
| $\mathrm{I}_{\text {CR_PK }}$ | $=$ Peak resistor current |



Figure 34. Resistive Load Current
Alternatively, if the output has an under voltage lockout, turns on at a defined voltage level, and draws a consistent current, then the RMS connected load current is:

$$
\begin{align*}
& \mathrm{I}_{\text {CLKI }}=\sqrt{\frac{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {OUT_TO }}}{\mathrm{V}_{\text {OUT }}}} * I_{\text {OUT }}  \tag{eq.55}\\
& 835 \mathrm{~mA}=\sqrt{\frac{3.3 \mathrm{~V}-1.0 \mathrm{~V}}{3.3 \mathrm{~V}}} * 1 \mathrm{~A}  \tag{2}\\
& \text { I OUT } \quad=\text { Output current } \\
& \text { Vout } \quad=\text { Output voltage } \\
& \text { VOUT_TO }=\text { Output voltage load turn on }
\end{align*}
$$

## NCP3101C



Figure 35. Voltage Enable Load Current
If the inrush current is higher than the steady state input current during max load, then an input fuse should be rated accordingly using $\mathrm{I}^{2} \mathrm{t}$ methodology.

## Layout Considerations

When designing a high frequency switching converter, layout is very important. Using a good layout can solve many problems associated with these types of power supplies as transients occur.

External compensation components (R1, C9) are needed for converter stability. They should be placed close to the NCP3101C. The feedback trace is recommended to be kept as far from the inductor and noisy power traces as possible. The resistor divider and feedback acceleration circuit (R2, R3, R6, C13) are recommended to be placed near output feedback (Pin 16, NCP3101C).

Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. The interconnecting impedances should be minimized by using wide, short printed circuit traces. The critical components should be located together as close as possible using ground plane construction or single point grounding. The inductor and output capacitors should be located together as close as possible to the NCP3101C.


Figure 36. Schematic Diagram of NCP3101C Evaluation Board

## NCP3101C

ORDERING INFORMATION

| Device | Temperature Grade | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: |
| NCP3101CMNTXG | For $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | QFN40 |  |
| (Pb-Free) | $2500 /$ Tape \& Reel |  |  |
|  |  |  |  |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## NCP3101C

## PACKAGE DIMENSIONS

## QFN40 6x6, 0.5P <br> CASE 485AK-01

ISSUE A


NOTES:

1. DIMENSIONING AND TOLERANCING PER

ASME Y14.5M, 1994
2. CONTROLLING DIMENSIONS: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN
0.15 AND 0.30 mm FROM TERMINAL
4. COPLANARITY APPLIES TO THE EXPOSED
PAD AS WELL AS THE TERMINALS.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 0.80 | 1.00 |
| A1 | --- | 0.05 |
| A3 | 0.20 |  |



SOLDERING FOOTPRINT*

*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Microsoft Excel is a registered trademark of Microsoft Corporation.
ON Semiconductor and 10 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: $303-675-2175$ or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

