### HIGH FREQUENCY 2-PHASE, SINGLE OR DUAL OUTPUT SYNCHRONOUS STEP DOWN CONTROLLER WITH OUTPUT TRACKING AND SEQUENCING

### Features

- Dual Synchronous Controller with 180° Out of Phase The Operation Synchronous
- Configurable to 2-Independent Outputs or Current
   Share Single Output
- Output Voltage Tracking
- Power up /down Sequencing
- Current Sharing Using Inductor's DCR
- +/-1% Accurate Reference Voltage
- Programmable Switching Frequency up 1200kHz
- Programmable Over Current Protection
- Hiccup Current Limit Using MOSFET R<sub>DS(on)</sub> sensing
- Latched Overvoltage Protection
- Dual Programmable Soft-Starts
- Enable
- Pre-Bias Start-up
- Dual Power Good Outputs
- On Board Regulator
- External Frequency Synchronization
- Thermal Protection
- 32-Lead MLPQ Package


### Applications

- Embedded Telecom Systems
- Distributed Point of Load Power Architectures
- Computing Peripheral Voltage Regulator
- Graphics Card
- General DC/DC Converters

### Description

The IR3623 IC is a high performance Synchronous Buck PWM Controller that can be configured for two independent outputs or as a current sharing single output. Since the IC does not contain integrated MOSFET drivers it is ideal for controlling iPOWIR<sup>™</sup> integrated power stage modules such as the iP2005 series of products.

IR3623 enables output tracking and sequencing multiple rails in either ratiometric of or simultaneous fashion. The IR3623 features 180° out of phase operation which reduces the required input/output capacitance. The switching frequency is programmable from 200kHz to 1200kHz per phase by use of an external resistor or the switching frequency can be synchronized to an external clock signal. Other key features offered by the IR3623 include; two independent programmable soft starts, two independent power good outputs, precision enable input and under voltage lockout. The current limit is provided by sensing the low side MOSFET's on-resistance for optimum cost and performance. The output voltages are monitored through dedicated pins to protect against open circuit and to improve response time to an overvoltage event.



#### Fig. 1: Power Up /Down Sequencing


ORDERING INFORMATION						
PKG	PACKAGE	PIN	PARTS	PARTS	T&R	
DESIG	DESCRIPTION	COUNT	PER TUBE	PER REEL	ORIANTAION	
М	IR3623MPbF	32	73			
М	IR3623MTRPbF	32		3000	Fig A	

### **ABSOLUTE MAXIMUM RATINGS**

(\	oltages referenced to GND)
•\	cc Supply Voltage
۰F	WM1, PWM20.5V to 16V
•	Good0.5V to 16V
•(	nd to SGnd+/- 0.3V
•	torage Temperature Range
•(	perating Junction Temperature Range40°C To 125°C
_	SD Classification

**Caution:** Stresses above those listed in "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and function of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to "Absolute Maximum Rating" conditions for extended periods may affect device reliability.

# **Package Information**



$$\begin{split} \Theta_{JA} &= 36^\circ \, \text{C/W} \\ \Theta_{JC} &= 1^\circ \, \text{C/W} \end{split}$$

\*Exposed pad on underside is connected to a copper pad through vias for 4-layer PCB board design

### **Recommended Operating Conditions**

Symbol	Definition	Min	Max	Units	
Vcc	Supply Voltage	8.5	14.5	V	
Fs	Operating frequency	200	1200	kHz	
Тј	Junction temperature	-40	125	°C	

### **Electrical Specifications**

Unless otherwise specified, these specification apply over Vcc=12V, 0°C<Tj<105°C

Parameter	SYM	Test Condition	Min	ТҮР	MAX	Units
Output Voltage Accu	racy					
FB1, FB2 Voltage	V <sub>FB</sub>			0.8		V
Accuracy			-1		+1	%
		-40°C <tj< 125°c,="" <i="">Note2</tj<>	-2.5		+1.35	%
Supply Current						
V <sub>CC</sub> Supply Current (Static)	I <sub>CC</sub> (Static)	SS=0V, No Switching	-	10	17	mA
Under Voltage Lock	out					
V <sub>cc</sub> -Threshold	V <sub>CC</sub> _UVLO(R)	Supply ramping up	7.6	8.00	8.4	V
	V <sub>CC</sub> _UVLO(F)	Supply ramping down	6.9	7.4	7.9	V
V <sub>cc</sub> -Hysteresis	Vcc-Hyst	Supply ramping up / down	400	600	800	mV
Enable-Threshold	En_UVLO(R)	Supply ramping up	1.2		1.4	V
	En_UVLO(F)	Supply ramping down	1.0	1.2	1.35	V
Enable-Hysteresis	En_Hyst	Supply ramping up / down		100		mV
5V_sns-Threshold	5V_sns_UVLO(R)	Supply ramping up	4.55	4.0	4.85	V
C) ( and there are a	5V_sns_UVLO(F)	Supply ramping down	4.3	4.6	4.8	V
5V_sns_Hysteresis	5V_sns_Hyst	Supply ramping up / down		100		mV
Ph_En, PWM 1,2						
Drive Current	I(drive)			10		mA
Input Voltage High				V <sub>out3</sub> -1		V
Input Voltage Low					0.8	V
Internal Regulator						
Output Accuracy	V <sub>out3</sub>	7.6V <vcc<14.5v Isource=0 to 200mA</vcc<14.5v 	4.9	5.15	5.4	V
Output Curret	lo		200			mA
Oscillator						
Frequency	Fs	Rt=51K	510	600	690	kHz
Frequency Range	Fs(range)	See Figure 16	200		1200	kHz
Ramp Amplitude	Vramp	Note1		1.25		V
Min Duty Cycle	Dmin	Fb=1V			0	%
Min Pulse Width	Dmin(ctrl)	F <sub>S</sub> =300kHz, <i>Note1</i>			150	ns
Max duty Cycle	Dmax	F <sub>S</sub> =300kHz, Fb=0.6V	85		T	%
Sync Frequency Range		20% above free running Freq			2400	kHz
Sync Pulse Duration			200	300		ns
Sync High Level Threshold		Note1	2			V
Sync Low Level Threshold		Note1			0.8	V

### **Electrical Specifications**

Parameter	SYM	Test Condition	Min	TYP	MAX	Units
Error Amplifier						
Fb Voltage Input Bias Current	IFB	SS=3V		-0.1	-0.5	μA
E/A Source/Sink Current	I <sub>(source/Sink)</sub>		120	200	280	μA
Transconductance	gm1,2		2800		4400	μmho
Input offset Voltage	Voffset	Fb to Vref	-3		+3	mV
VP Voltage Range	VP	Note1	0		V <sub>CC</sub> -2	V
Track Voltage Range	Track	Note1	0		V <sub>CC</sub> -2	V
Soft Start/SD						
Soft Start Current	ISS	Source / Sink	17	22	27	μA
Shutdown Output Threshold	SD				0.25	V
<b>Over Current Prot</b>	ection					
OCSET Current	I <sub>OCSET</sub>		17	22	27	μA
Hiccup Current	Hiccup	Note1		3		uA
Hiccup Duty Cycle	Hiccup(duty)	I <sub>Hiccup</sub> /I <sub>OCSET</sub> , <i>Note1</i>		15		%
Over Voltage Pro	otection					
OVP Trip Threshold	OVP(trip)		1.1Vref	1.15Vref	1.2Vref	V
OVP Fault Prop Delay	OVP(delay)	Output Forced to 1.125Vref			5	μS
OVP_Output Current			10	20		mA
Thermal Shutdov	wn				<u></u>	
Thermal shutdown		Note1	135			°C
Thermal shutdown Hysteresis				20		°C
Seq Input						
Seq Threshold	Seq	On Off	2.0		0.3	V
Power Good						
Vsen Lower Trip point	Vsen(trip)	Vsen Ramping Down	0.8Vref	0.9Vref	0.95Vref	V
PGood Output Low Voltage	PG(voltage)	I <sub>PGood</sub> =2mA		0.1	0.5	V

Note1: Guaranteed by design but not test in production

Note2: Cold temperature performance is guaranteed via correlation using statistical quality control. Not tested in production

# IR3623MPbF

# International

Pin#	Pin Name	Description
1	PGood1	Power Good pin out put for channel 1, open collector. This pin needs to be externally pulled high
2	PGood2	Power Good pin out put for channel 2, open collector. This pin needs to be externally pulled high
3	Track2	Sets the type of power up / down sequencing (ratiometric or simultaneously). If it is not used connect this pin to Vout3.
4	VSEN2	Sense pin for OVP2 and Power Good 2, Channel 2. If it is not used connect this pin to Gnd.
5	OVP-Output	OVP output, goes high when OVP condition occurs
6	Fb2	Inverting inputs to the error amplifier2. If it is not used connect this pin to Gnd
7	Comp2	Compensation pin for the error amplifier2
8	SS2/SD2/Mode	Soft start for channel 2, can be used as SD pin. Float this pin for current share single output application. If it is not used connect this pin to Gnd.
9	OCSet2	Current limit set point for channel2
10	Ph_En2	Phase Enable pin for channel2
11	PWM2	PWM output for channel2
12	Vcc	Supply Voltage for the internal blocks of the IC
13	Vout3	Output of the internal regulator
14	PWM1	PWM output for channel1
15	Ph_En1	Phase Enable pin for channel1
16	OCSet1	Current limit set point for Channel 1
17	SS1/SD1	Soft start for channel 1, can be used as SD pin
18	Comp1	Compensation pin for the error amplifier1
19	Fb1	Inverting input to the error amplifier1
20	OCGnd	Ground connection for OCset circuit
21	VSEN1	Sense pin for OVP1 and Power Good, Channel 1
22	Track1	Sets the type of power up / down sequencing (ratiometric or simultaneously). If it is not used connect this pin to Vout3.
23	Sync	External synchronization pin
24	Seq	Enable pin for tracking and sequencing
25	Vp1	Non inverting input of error amplifier1
26	Vp2	Non inverting input of error amplifier2. If it is not used connect this pin to Gnd.
27	Vref	Reference Voltage
28	SGnd	Signal Ground
29	Gnd	IC's Ground
30	Rt	Connecting a resistor from this pin to ground sets the Switching frequency
31	Enable	Enable pin, recycling this pin will rest OV, SS and Prebias latch
32	5V_sns	Sensing either external 5V or the Vout3

# **Block Diagram**








Fig. 2: Simplified block diagram of the IR3623


### **TYPICAL OPERATING CHARACTERISTICS**


















### **TYPICAL OPERATING CHARACTERISTICS**

















### Circuit Description

### THEORY OF OPEARTION

### Introduction

The IR3623 is a versatile device for high performance buck converters. It consists of two synchronous buck controllers which can be operated either in two independent outputs mode or in current share single output mode for high current applications.

The timing of the IC is provided by an internal oscillator circuit which generates two-180°-out-of-phase clock that can be externally programmed up to 1200kHz per phase.

The IR3623 when combined with IR's iPOWIR power stage modules offers a compact and efficient solution where integration and power density are desired.

### **Under-Voltage Lockout**

The under-voltage lockout circuit monitors three signals (Vcc, Enable and 5V\_sns). This ensures the correct operation of the converter during power up and power down sequence. The PWM outputs remain in the off state whenever one of these signals drop below set thresholds. Normal operation resumes once these signals rise above the set values. Figure 3 shows a typical start up sequence.


### 5V\_sns


IR3623 integrates an internal LDO for powering the external module without need for an external supply. For a correct start up sequence the external module needs to be biased first prior to the controller IC. The  $V_{out3}$  ramps up as soon as Vcc is applied but the POR (Power On Ready) is not enabled until the  $V_{out3}$  reached the 5V threshold set by 5V\_sns pin.

### Enable

The enable features another level of flexibility for start up. The Enable has precise threshold which is internally monitored by under-voltage lockout circuit.

It's threshold can be externally programmed to desired level by using two external resistors, so the converter doesn't start up until the input voltage is sufficiently high.





www.irf.com

### Internal Regulator

IR3623 features an on-board regulator capable of sourcing current up to 200mA. This integrated regulator can be used to generate bias voltage an example of how this can be used to power the iP2005A is shown in figure 22.

The output of regulator is protected for short circuit and thermal shutdown.

### **Out-of-Phase Operation**

The IR3623 drives its two output stages 180° outof-phase. In current share mode single output, the two inductor ripple currents cancel each other and result in a reduction of the output current ripple and yield a smaller output capacitor for the same ripple voltage requirement. Figure 4 shows two channels inductor current and the resulting voltage ripple at output.




Fig. 4: Current ripple cancellation for output

In addition, the 180° out of phase contributes to input current cancellation. This result in much smaller input capacitor's RMS current and reduces the input capacitor quantity. Figure 5 shows the equivalent RMS current.




Fig. 5: Input RMS value vs. Duty Cycle

### **Mode Selection**

The IR3623 can operate as a dual output independently regulated buck converter, or as a 2 phase single output buck converter (current share mode). The SS2 pin is used for mode selection. In current share mode this pin should be floating and in dual output mode a soft start capacitor must be connected from this pin to ground to program the start time for the second output.

### **Independent Mode**

In this mode the IR3623 provides control to two independent output power supplies with either common or different input voltages. The output voltage of each individual channel is set and controlled by the output of the error amplifier, which is the amplified error signal from the sensed output voltage and the reference voltage. The error amplifier output voltage is compared to the ramp signal thus generating fixed frequency pulses of variable duty-cycle, (PWM) which are applied to the external MOSEFT drivers. Figure 23 shows a typical schematic for such application.

### **Current Share Mode**

This feature allows to connect both outputs together to increase current handling capability of the converter to support a common load. In current sharing mode, error amplifier 1 becomes the master which regulates the common output voltage and the error amplifier 2 performs the current sharing function, figure 6 shows the configuration of error amplifiers.

In this mode IR3623 make sure the master channel starts first followed by slave channel to prevent any glitch during start up. This is done by clamping the output of slave's error amplifier until the master channel generates the first PWM signal.

At no load condition the slave channel may be kept off depends on the offset of error amplifier.

### **Lossless Inductor Current Sensing**

The IR3623 uses a lossless current sensing for current share purposes. The inductor current is sensed by connecting a series resistor and a capacitor network in parallel with inductor and measuring the voltage across the capacitor, this voltage is proportional to the inductor current. As shown in figure 6 the voltage across the inductor's DCR can be expressed by:

$$V_{RL1}(s) = (V_{in} - V_{out}) * \frac{R_{L1}}{R_{L1}} - - - - (1)$$
$$V_{RL1}(s) = I_{L1} * R_{L1} - - - - (2)$$

The voltage across the  $C_1$  can expressed by:


$$V_{c_1}(s) = (V_{in} - V_{out}) * \frac{\frac{1}{sC_1}}{R_1 * \frac{1}{sC_1}} - \cdots - (3)$$


Combining equations (1),(2) and (3) result to the following expression for  $V_{C1}$ :

$$V_{C1}(s) = I_{L1} * \frac{R_{L1} + sL_1}{1 + sR_1 * C_1} \quad ----(4)$$

Usually the resistor  $R_1$  and  $C_1$  are chosen so that the time constant of  $R_1$  and  $C_1$  equals the time constant of the inductor which is the inductance  $L_1$  over the inductor's DCR ( $R_{L1}$ ). If the two time constants match, the voltage across  $C_1$  is proportional to the current through  $L_1$ , and

www.irf.com





the sense circuit can be treated as if only a sense resistor with the value  $R_{I,1}$  was used.

$$If: R_{1} * C_{1} = \frac{L_{1}}{R_{L1}}$$
$$V_{c}(s) \approx I_{L1} * R_{L1}$$

The mismatch of the time constant does not affect the measurements of inductor DC current, but affects the AC component of the inductor current.

### Soft-Start

The IR3623 has programmable soft-start to control the output voltage rise and limit the inrush current during start-up. It provides a separate Soft-start function for each outputs. This will enable to sequence the outputs by controlling the rise time of each outputs through selection of different value soft-start capacitors.

To ensure correct start-up, the soft-start sequence initiates when the Vcc, Enable and 5V\_sns rise above their threshold and generate the Power On Reset (POR) signal. Soft-start function operates by sourcing an internal current to charge an external capacitor to about 3V. Initially, the soft-start function clamps the error amplifier's output of the PWM converter.

### Soft-Start (cont.)

During power up, the converter output starts at zero and thus the voltage at Fb is about 0V. A current (64uA) injects into the Fb pin and generates a voltage about 1.6V (64ux25K) across the negative input of error amplifier, see figure 7.

The magnitude of this current is inversely proportional to the voltage at soft-start pin. The 28uA current source starts to charge up the external capacitor. In the mean time, the softstart voltage ramps up, the current flowing into Fb pin starts to decrease linearly and so does the voltage at negative input of error amplifier.

When the soft-start capacitor is around 1V, the voltage at the negative input of the error amplifier is approximately 0.8V.

As the soft-start capacitor voltage charges up, the current flowing into the Fb pin keeps decreasing.

The feedback voltage increases linearly as the injecting current goes down. The injecting current drops to zero when soft-start voltage is around 1.8V and the output voltage goes into steady state. Figure 8 shows the theoretical operational waveforms during soft-start.

The output start-up time is the time period when soft-start capacitor voltage increases from 1V to 2V. The start-up time will be dependent on the size of the external soft-start capacitor. The startup time can be estimated by:

$$28\mu A*\frac{T_{start}}{C_{ss}}=1.8V-1V$$

For a given start up time, the soft-start capacitor (nF) can be estimated as:

$$C_{ss} \cong \frac{20(\mu A) * T_{start} (ms)}{0.8(V)} - - - - (5)$$

For normal start up the **Seq** pin should be pulled high (usually can be connected to Vout3).






Fig. 7: Soft-Start circuit for IR3623





# Output Voltage Tracking and Sequencing

The IR3623 can accommodate a full spectrum of user programmable tracking and sequencing options using Track, Seq, Enable and Power Good pins.

Through these pins both simple voltage tracking such as that required by the DDR memory application or more sophisticated sequencing such ratiometric or simultaneously can be implemented.

The Seq pin controls the internal current sources to set the power up or down sequencing, toggle this pin high for power up and toggle this pin low for power down.

The Track pin is used to determine the second channel output for either ratiometric or simultaneously by using two external resistors. Figure 9 shows how these pins are configured for different sequencing mode.




Fig. 9: Sequencing using Track pin

www.irf.com

In general the  $R_A$  and  $R_B$  set the output voltage for the first output and  $R_C$  and  $R_D$  set the output voltage for the second output.

For simultaneously vs. ratiometric, RE and RF can be selected according to the table below:

Track Pin	simultaneously	ratiometric
R <sub>E</sub>	R <sub>c</sub>	R <sub>A</sub>
R <sub>F</sub>	R <sub>D</sub>	R <sub>B</sub>



Fig. 10: Ratiometric Power up /down



Fig. 11: Simultaneously Power Up / down


The Track pin must be connected to Vout3 if it is not used. For current share mode, high output voltage application (e.g. 5V) this pin needs to be connected to Vcc.


### Fault Protection

International

**IOR** Rectifier

The IR3623 monitors the output voltage for over voltage protection and power good indication. It senses the  $R_{ds(on)}$  of low side MOSFET for over current protection. It also protects the output for prebias conditions. Figure below shows the IC's operating waveforms under different fault conditions.





 $t_0 - t_1$ : Vcc, 5V\_sns and Enable signals passed their respective UVLO threshold. Ph\_Enable goes high and PWM switches high from tri-state. Soft start sequence starts.

t<sub>1</sub> – t<sub>2</sub>: Power Good signal flags high.

 $t_1 - t_3$ : Output voltage ramps up and reaches the set voltage.

 $t_4 - t_5$ : OC event, SS ramps down, Ph-Enable pulls low and PWM tri-states. IC in Hiccup mode.

t<sub>5</sub>- t<sub>6</sub>: OC is removed, recovery sequence, fresh SS.

t<sub>6</sub>-t<sub>7</sub>: Ph\_Enable goes high and PWM switches high from tri-state. Output voltage reaches the set voltage.

ta: OVP event. Ph\_Enable is kept high and PWM is pulled low. OVP-Output flags high to indicate OV event.

 $t_9 - t_{10}$ : Manually recycled the Vcc after latched OVP. PreBias start up. The Ph\_Enable goes high after first internal PWM pulse is generated. The PWM output is kept in tri-state until Ph-Enable goes high.




### **Over-Current Protection**

The over current protection is performed by sensing current through the  $R_{DS(on)}$  of low side MOSFET. This method enhances the converter's efficiency and reduce cost by eliminating a current sense resistor. As shown in figure 13, an external resistor ( $R_{SET}$ ) is connected between OCSet pin and the drain of low side MOSFET (Q2) which sets the current limit set point.

The internal current source develops a voltage across  $R_{SET}$ . When the low side MOSFET is turned on, the inductor current flows through the Q2 and results a voltage which is given by:

$$V_{\text{OCSet}} = (I_{\text{OCSet}} * R_{\text{OCSet}}) - (R_{\text{DS(on)}} * I_{\text{L}}) \quad ----(6)$$





The critical inductor current can be calculated by setting:

An over current is detected if the OCSet pin goes below ground. This trips the OCP comparator and cycles the soft start function in hiccup mode.

The hiccup is performed by charging and discharging the soft-start capacitor in certain slope rate. As shown in figure 14 a 3uA current source is used to discharge the soft-start capacitor.

The OCP comparator resets after every soft start cycles, the converter stays in this mode until the overload or short circuit is removed. The converter will automatically recover.

During this fault condition the Ph\_En signal is low and PWM output is on Tri-state, see figure 12.

www.irf.com




Fig. 14: 3uA current source for discharging soft-start capacitor during hiccup

The OCP circuit starts sampling current 200ns (typical) after PWM signal goes high. The OCSet pin is internally clamped to prevent false trigging, figure 15 shows the OCSet pin during one switching cycle.




Fig. 15: OCset pin during normal condition Ch1: Inductor point, Ch2:Ldrv, Ch3:OCSet

The value of  $R_{SET}$  should be checked in an actual circuit to ensure that the over current protection circuit activates as expected. The IR3623 current limit is designed primarily as disaster preventing, "no blow up" circuit, and doesn't operate as a precision current regulator.

When the SS2 is floating over current on either phase would result to hiccup of output voltage.

### Ph\_En and Pre-Bias

For a correct start up the driver section needs to be powered up before the PWM signal is applied. IR3623 features a dedicated pin (Ph\_En) which can be used for this purposes. Figure 22 shows how this pin is used to enable power stage modules. During normal start up the PWM is in Tri-state mode until the Ph\_En goes high, each channel has it's own Ph\_En pins.

During the Pre-Bias start up the Ph\_En is kept low and the PWM output is in Tri-state mode. The Ph\_En will be enabled as soon as the internal PWM signal is generated.

### **Over Voltage Protection**

Over-voltage is sensed through two dedicated sense pins  $V_{\rm SEN1},\,V_{\rm SEN2}.$  A separate OVP circuit is provided for each channel.

The OVP threshold is user programmable and can be set by two external resistors. Upon overvoltage condition of either one of the outputs, the OVP forces a latched shutdown on the fault output and pulls low the PWM signal.

IR3623 features an OVP output signal, high status of this pin indicates the OVP event for either of the channels. This pin has 10mA current capability which can be used to drive an external switch.

Reset is performed by recycling the Vcc or Enable.

### **Power Good**

The IR3623 provides two separate open collector power good signals which report the status of the outputs. The outputs are sensed through the two dedicated  $V_{SEN1}$  and  $V_{SEN2}$  pins.

Once the IR3623 is enabled and the outputs reach the set value (90% of set value) the power good signals go open and stay open as long as the outputs stay within the set values.

These pins need to be externally pulled high.

### Shutdown using Soft Start pins

The outputs can be shutdown by pulling the softstart pin below 0.3V. This can be easily done by using an external small signal transistor. During shutdown both MOSFET drivers will be turned off. Normal operation will resume by cycling soft start pin.

### **Operating Frequency Selection**

The switching frequency is determined by connecting an external resistor (Rt) to ground. Figure 16 provides a graph of oscillator frequency versus Rt. The maximum recommended channel frequency is 1.2MHz.




Fig. 16: Switching Frequency vs. External Resistor (Rt)

### **Frequency Synchronization**

The IR3623 is capable of accepting an external digital synchronization signal. Synchronization will be enabled by the rising edge at an external clock. Per –channel switching frequency is set by external resistor (Rt). The free running frequency oscillator frequency is twice the perchannel frequency. During synchronization, Rt is selected such that the free running frequency is 20% below the synchronization frequency. Synchronization capability is provided for both single output current share mode and dual output configuration. When unused, the sync pin will remain floating and is noise immune.

### **Thermal Shutdown**

Temperature sensing is provided inside IR3623. The trip threshold is typically set to 135°C. When trip threshold is exceeded, thermal shutdown turns off both MOSFETs. Thermal shutdown is not latched and automatic restart is initiated when the sensed temperature drops to normal range. There is a 20°C hysteresis in the shutdown threshold.

### **Application Information**

### **Design Example:**

The following example is a typical application for IR3623. The application circuit is shown in page24.

 $V_{in} = 12V, (13.2V, \max)$  $V_o = 1.8V$  $I_o = 40A$  $\Delta V_o \le 30mV$  $F_s = 600kHz$ 

### **Output Voltage Programming**

Output voltage is programmed by reference voltage and external voltage divider. The Fb pin is the inverting input of the error amplifier, which is internally referenced to 0.8V. The divider is ratioed to provide 0.8V at the Fb pin when the output is at its desired value. The output voltage is defined by using the following equation:

$$V_{o} = V_{REF} * \left(1 + \frac{R_{o}}{R_{o}}\right) \quad \dots \quad (8)$$

When an external resistor divider is connected to the output as shown in figure 17.




Fig. 17: Typical application of the IR3623 for programming the output voltage

Equation (8) can be rewritten as:

$$R_{s} = R_{s} * \left( \frac{V_{ref}}{V_{o} - V_{ref}} \right) \quad ----(9)$$

For the calculated values of  $R_5$  and  $R_6$  see feedback compensation section.

### **Soft-Start Programming**

The soft-start timing can be programmed by selecting the soft-start capacitance value. The start-up time of the converter can be calculated by using:

 $C_{ss} \cong 20 \mu A * T_{start}$  ----(10)

Where  $T_{start}$  is the desired start-up time (ms) For a start-up time of 5ms, the soft-start capacitor will be 0.1uF. Choose a ceramic capacitor at 0.1uF.

### Input Capacitor Selection

The 180° out of phase will reduce the RMS value of the ripple current seen by input capacitors. This reduces numbers of input capacitors. The input capacitors must be selected that can handle both the maximum ripple RMS at highest ambient temperature as well as the maximum input voltage. The RMS value of current ripple for duty cycle under 50% is expressed by:

$$I_{RMS} = \sqrt{\left(I_1^2 D_1 (1 - D_1) + I_2^2 D_2 (1 - D_2) - 2I_1 I_2 D_1 D_2\right)} \quad ----(11)$$

Where:

1

 $\mbox{-}I_{\rm RMS}$  is the RMS value of the input capacitor current

-D<sub>1</sub> and D<sub>2</sub> are the duty cycle for each channel  $-I_1$  and  $I_2$  are the output current for each channel

For Io=40A and D=0.13, the  $I_{RMS}$ = 17.8A.

Ceramic capacitors are recommended due to their peak current capabilities, they also feature low ESR and ESL at higher frequency which enhance better efficiency,

Use 15x22uF, 16V ceramic capacitor from TDK (C3225X5R1C226M).

For the single output application when the duty cycle is larger than 50% the following equation can be used to calculate the total RMS value input capacitor current:

$$I_{RMS} = I_{O}\sqrt{(2D(1-D)+(2-2D))}$$
  $D > 0.5$ 

### **Inductor Selection**

The inductor is selected based on output power, operating frequency and efficiency requirements. Low inductor value causes large ripple current, resulting in the smaller size, faster response to a load transient but poor efficiency and high output noise. Generally, the selection of inductor value can be reduced to desired maximum ripple current in the inductor ( $\Delta i$ ). The optimum point is usually found between 20% and 50% ripple of the output current.

For the buck converter, the inductor value for desired operating ripple current can be determined using the following relation:

Where:

- V<sub>in</sub> = Maximum input voltage
- $V_{o} = Output Voltage$
- $\Delta i = Inductor ripple current$

*F*<sub>s</sub>= Switching frequency

 $\Delta t = Turn on time$ 

D = Duty cycle

For 2-phase single output application the inductor ripple current is chosen between 10-40% of maximum phase current

If  $\Delta i \approx 35\% (I_{a})$ , then the output inductor will be:

L = 0.37 uH

The Panasonic ETQP4LR36WFC ( $L_1$ =0.34uH, 24A,  $R_{L1}$ =1.1mOhm) provides a low profile inductor suitable for this application.

Use the following equation to calculate  $C_{12}$  and  $R_{12}$  for current sensing:

$$R_{12} * C_{12} = \frac{L_1}{R_{L1}}$$

This results to  $C_{12}$ =0.33uF and  $R_{12}$ =1.1K

### **Output Capacitor Selection**

The voltage ripple and transient requirements determines the output capacitors types and values. The criteria is normally based on the value of the Effective Series Resistance (ESR). However the actual capacitance value and the Equivalent Series Inductance (ESL) are other contributing components, these components can be described as:

$$\Delta V_{o} = \Delta V_{o(ESR)} + \Delta V_{o(ESL)} + \Delta V_{o(C)}$$

$$\Delta V_{o(ESR)} = \Delta I_{L} * ESR \qquad ----(13)$$

$$\Delta V_{o(ESL)} = \left(\frac{V_{in}}{L}\right)^* ESL$$

$$\Delta V_{o(C)} = \frac{\Delta I_{L}}{8 * C_{o} * F_{s}}$$

 $\Delta V_{\circ} = Output voltage ripple$ 

 $\Delta I_{L} = Inductor ripple current$ 

Since the output capacitor has major role in overall performance of converter and determine the result of transient response, selection of capacitor is critical. The IR3623 can perform well with all types of capacitors.

As a rule the capacitor must have low enough ESR to meet output ripple and load transient requirements, yet have high enough ESR to satisfy stability requirements.

The goal for this design is to meet the voltage ripple requirement in smallest possible capacitor size. Therefore ceramic capacitor is selected due to low ESR and small size.

Panasonic ECJ2FB0J226M (22uF, 6.3V, X5R and EIA 0805 case size) is a good choice.

In the case of tantalum or low ESR electrolytic capacitors, the ESR dominates the output voltage ripple, equation (13) can be used to calculate the required ESR for the specific voltage ripple.

### **Feedback Compensation**

The IR3623 is a voltage mode controller; the control loop is a single voltage feedback path including error amplifier and error comparator. To achieve fast transient response and accurate output regulation, a compensation circuit is necessary. The goal of the compensation network is to provide a closed loop transfer function with the highest 0dB crossing frequency and adequate phase margin (greater than 45°).

The output LC filter introduces a double pole, -40dB/decade gain slope above its corner resonant frequency, and a total phase lag of  $180^{\circ}$  (see figure 18). The resonant frequency of the LC filter expressed as follows:

$$F_{LC} = \frac{1}{2 * \pi_{\gamma} / L_{o} * C_{o}}$$
 ----(14)

figure 16 shows gain and phase of the LC filter. Since we already have 180° phase shift just from the output filter, the system risks being unstable.




Fig. 18: Gain and Phase of LC filter

The IR3623's error amplifier is a differential-input transconductance amplifier. The output is available for DC gain control or AC phase compensation.

The E/A can be compensated either in type II or typeIII compensation. When it is used in typeII compensation the transconductance properties of the E/A become evident and can be used to cancel one of the output filter poles. This will be accomplished with a series RC circuit from Comp pin to ground as shown in figure 19.

This method requires that the output capacitor should have enough ESR to satisfy stability requirements. In general the output capacitor's ESR generates a zero typically at 5kHz to 50kHz which is essential for an acceptable phase margin. The ESR zero of the output capacitor expressed as follows:

www.irf.com




Fig. 19: TypeII compensation network and its asymptotic gain plot

The transfer function (Ve/Vo) is given by:

$$H(s) = \left(g_{m}^{*} \frac{R_{5}}{R_{5} + R_{6}}\right)^{*} \frac{1 + sR_{4}C_{9}}{sC_{9}} \quad \dots \quad (16)$$

The (s) indicates that the transfer function varies as a function of frequency. This configuration introduces a gain and zero, expressed by:

The gain is determined by the voltage divider and E/A's transconductance gain.

First select the desired zero-crossover frequency (Fo):

$$F_{o} > F_{ESR}$$
 and  $F_{o} \le (1/5 \sim 1/10)^{*} F_{s}$ 

Use the following equation to calculate R<sub>4</sub>:

$$R_{4} = \frac{V_{osc} * F_{o} * F_{ESR} * (R_{5} + R_{6})}{V_{in} * F_{ic}^{2} * R_{5} * g_{m}} \qquad ----(19)$$

Where:

V<sub>in</sub> = Maximum Input Voltage

V<sub>osc</sub> = Oscillator Ramp Voltage

 $F_o = Crossover Frequency$ 

 $F_{ESR}$  = Zero Frequency of the Output Capacitor

 $F_{LC}$  = Resonant Frequency of the Output Filter

 $g_m = \text{Error Amplifier Transconductance}$ 

To cancel one of the LC filter poles, place the zero before the LC filter resonant frequency pole:

$$F_{z} = 75\%F_{Lc}$$

$$F_{z} = 0.75^{*}\frac{1}{2\pi\sqrt{L_{o}^{*}C_{o}}} \qquad ----(20)$$

Using equations (18) and (20) to calculate C9.

$$C_{g} = \frac{1}{2\pi * R_{4} * F_{z}}$$

One more capacitor is sometimes added in parallel with  $C_9$  and  $R_4$ . This introduces one more pole which is mainly used to suppress the switching noise.

The additional pole is given by:

$$F_{P} = \frac{1}{2\pi * R_{4} * \frac{C_{9} * C_{POLE}}{C_{9} + C_{POLE}}}$$

The pole sets to one half of switching frequency which results in the capacitor  $C_{POLE}$ :

$$C_{POLE} = \frac{1}{\pi * R_4 * F_s - \frac{1}{C_9}} \cong \frac{1}{\pi * R_4 * F_s}$$
  
For  $F_P \ll \frac{F_s}{2}$ 

For a general solution for unconditionally stability for any type of output capacitors, in a wide range of ESR values we should implement local feedback with a compensation network (typeIII). The typically used compensation network for voltage-mode controller is shown in figure 20.

In such configuration, the transfer function is given by:

$$\frac{V_{e}}{V_{o}} = \frac{1 - g_{m}Z_{f}}{1 + g_{m}Z_{IN}}$$

The error amplifier gain is independent of the transconductance under the following condition:

$$g_m * Z_f >> 1$$
 and  $g_m * Z_{in} >> 1$  ----(21)

By replacing  $Z_{in}$  and  $Z_f$  according to figure 15, the transformer function can be expressed as:

$$H(s) = \frac{1}{sR_{\delta}(C_{11} + C_{12})} * \frac{(1 + sR_{7}C_{11})*[1 + sC_{10}(R_{6} + R_{8})]}{[1 + sR_{7}\left(\frac{C_{11}*C_{12}}{C_{11} + C_{12}}\right)]*(1 + sR_{8}C_{10})}$$

www.irf.com




Fig. 20: Compensation network with local feedback and its asymptotic gain plot

As known, transconductance amplifier has high impedance (current source) output, therefore, consider should be taken when loading the E/A output. It may exceed its source/sink output current capability, so that the amplifier will not be able to swing its output voltage over the necessary range.

The compensation network has three poles and two zeros and they are expressed as follows:

$$F_{P_{1}} = 0$$

$$F_{P_{2}} = \frac{1}{2\pi * R_{s} * C_{10}}$$

$$F_{P_{3}} = \frac{1}{2\pi * R_{7}} \left( \frac{C_{11} * C_{12}}{C_{11} + C_{12}} \right) \cong \frac{1}{2\pi * R_{7} * C_{12}}$$

$$F_{z_{1}} = \frac{1}{2\pi * R_{7} * C_{11}}$$

$$F_{z_{2}} = \frac{1}{2\pi * C_{10} * (R_{6} + R_{8})} \cong \frac{1}{2\pi * C_{10} * R_{6}}$$

Cross over frequency is expressed as:

$$F_{o} = R_{7} * C_{10} * \frac{V_{in}}{V_{osc}} * \frac{1}{2\pi * L_{o} * C_{o}}$$

Based on the frequency of the zero generated by output capacitor and its ESR versus crossover frequency, the compensation type can be different. The table below shows the compensation types and location of crossover frequency.

Compensator type	F <sub>ESR</sub> vs. F <sub>o</sub>	Output capacitor
TypII(PI)	$F_{LC} < F_{ESR} < F_0 < F_{s/2}$	Electrolytic , Tantalum
TypeIII(PID) Method A	F <sub>LC</sub> <f<sub>0<f<sub>ESR<f<sub>s/2</f<sub></f<sub></f<sub>	Tantalum, ceramic
TypeIII(PID) Method B	$F_{LC} < F_0 < F_{s/2} < F_{ESR}$	Ceramic

Table1- The compensation type and location of  $\rm F_{ESR}$  versus  $\rm F_{o}$ 

The details of these compensation types are discussed in application note AN-1043 which can be downloaded from IR Web-Site.

For this design we have:

 $V_{in}$ =13.2V  $V_{o}$ =1.8V  $V_{osc}$ =1.25V  $V_{ref}$ =0.8V  $g_m$ =2800umoh  $L_o$ =0.34uH, DCR=1.1mOhm  $C_o$ =15x22uF, ESR= 0.33mOhm  $F_s$ =600kHz

These result to:

F<sub>LC</sub>=15kHz F<sub>ESR</sub>=1.46MHz F<sub>s/2</sub>=300kHz

Select crossover frequency:

 $F_{o} < F_{ESR}$  and  $F_{o} \le (1/5 \sim 1/10) * F_{s}$ 

F<sub>o</sub>=100kHz

Since:  $F_{LC} < F_o < F_{s/2} < F_{ESR}$ , typeIII method B is selected to place the pole and zeros.

The following design rules will give a crossover frequency approximately one-sixth of the switching frequency. The higher the band width, the potentially faster the load transient response. The DC gain will be large enough to provide high DC-regulation accuracy (typically -5dB to -12dB). The phase margin should be greater than 45° for overall stability.

Desired Phase Margin:  $\Theta_{\text{max}} = \frac{\pi}{3}$ 

$$F_{z_2} = F_o * \sqrt{\frac{1 - \sin\Theta}{1 + \sin\Theta}}$$
$$F_{z_2} = 26.79 \text{kHz}$$

$$F_{P_2} = F_o * \sqrt{\frac{1 + Sin\Theta}{1 - Sin\Theta}}$$
$$F_{P_2} = 373.21 \text{kHz}$$

Select:  $F_{Z1} = 0.5 * F_{Z2}$  and  $F_{P3} = 0.5 * F_{s}$ 

$$R_{\gamma} \geq \frac{2}{g_m}$$
;  $R_{\gamma} \geq 0.72 K\Omega$ ; Select:  $R_{\gamma} = 10 K\Omega$ 

Calculate  $C_{_{11}}$ ,  $C_{_{12}}$  and  $C_{_{10}}$ :

$$C_{11} = \frac{1}{2\pi * F_{21} * R_{7}}; C_{11} = 1.19 nF, Select: C_{11} = 1.2 nF$$

$$C_{_{12}} = \frac{1}{2\pi * F_{_{P_3}} * R_7}; C_{_{12}} = 53pF, Select: C_{_{12}} = 47pF$$

$$C_{_{10}} = \frac{2\pi * F_{_o} * L_{_o} * C_{_o} * V_{_{osc}}}{R_{_7} * V_{_{in}}}; C_{_{10}} = 0.67 nF,$$

Select: C<sub>10</sub> = 0.68nF

Calculate  $R_s, R_s$  and  $R_s$ :

$$R_{s} = \frac{1}{2\pi^{*}C_{10}^{*}F_{P2}}; R_{s} = 0.63K\Omega, \text{ Select: } R_{s} = 0.68K\Omega$$

$$R_{6} = \frac{1}{2\pi^{*}C_{10}^{*}F_{22}} - R_{8}; R_{6} = 8.05K\Omega, \text{ Select: } R_{6} = 8.06K\Omega$$

$$R_{\rm s} = \frac{V_{\rm ref}}{V_{\rm o} - V_{\rm ref}} * R_{\rm s}; R_{\rm s} = 6.45 K\Omega, \text{ Select: } R_{\rm s} = 6.49 K\Omega$$

# Compensation for Current Loop (slave channel)

The slave error amplifier is differential transconductance amplifier, in 2-phase configuration the main goal for the slave channel feedback loop is to control the inductor current to match the master channel inductor current as well provides highest bandwidth and adequate phase margin for overall stability. The following analysis is valid for both using external current sense resistors and using DCR of inductor.

The transfer function of power stage is expressed by:

$$G(s) = \frac{I_{L2}(s)}{V_e} = \frac{V_{in}}{sL_2 * V_{osc}} \quad ----(22)$$

Where:

V<sub>in</sub>=Input voltage L<sub>2</sub>=Output inductor V<sub>osc</sub>=Oscillator Peak Voltage

As shown the G(s) is a function of inductor current. The transfer function for compensation network is given by equation (23), when using a series RC circuit as shown in figure 21.




Fig. 21: The Compensation network for current loop

$$D(s) = \frac{V_{e}(s)}{R_{s2}} = \left(g_{m} * \frac{R_{s1}}{R_{s2}}\right) * \left(\frac{1 + sC_{2}R_{2}}{sC_{2}}\right) \quad \dots \quad (23)$$

The loop gain function is:

$$H(s) = [G(s) * D(s) * R_{s2}]$$
$$H(s) = R_{s2} * \left(g_m * \frac{R_{s1}}{R_{s2}}\right) * \left(\frac{1 + sR_2C_2}{sC_2}\right) * \left(\frac{V_m}{sL_2 * V_{osc}}\right)$$

www.irf.com

Select a zero frequency for current loop ( $F_{o2}$ ) 1.25 times larger than zero cross frequency for voltage loop ( $F_{o1}$ ).

$$F_{_{O2}} \cong 1.25\% * F_{_{O1}}$$

$$H(F_{O2}) = g_m * R_{s1} * R_2 * \frac{V_{in}}{2\pi * F_{O2} * L_2 * V_{osc}} = 1 \quad \dots \quad (24)$$

From (24), R2 can be expressed as:

 $V_{in}=13.2V \\ V_{osc}=1.25V \\ g_{m}=2800 \\ umoh \\ L_{2}=0.34 \\ uH \\ R_{s1}=DCR=1.1 \\ mOhm \\ F_{o2}=125 \\ kHz$ 

This results to : R<sub>2</sub>=8.2K

The power stage of current loop has a dominant pole (Fp) at frequency expressed by:

$$F_{P} = \frac{R_{eq}}{2\pi L_{2}}$$

Where  $R_{eq}$  is the total resistance of the power stage which includes the  $R_{ds(on)}$  of MOSFET switches, the DCR of inductor and shunt resistance (if it used).

$$R_{eq} = R_{ds(on)} + R_L + R_s$$

R<sub>ea</sub>=9.4mOhm

Set the zero of compensator at 10 times the dominant pole frequency  $F_{P}$ , the compensator capacitor, C2 can be expressed as:

$$F_{z} = 10^{*} F_{P}$$
$$C_{2} = \frac{1}{2\pi^{*} R_{2}^{*} F_{z}}$$

C<sub>2</sub>=0.47nF

All design should be tested for stability to verify the calculated values.

### **Programming the Current-Limit**

The Current-Limit threshold can be set by connecting a resistor ( $R_{SET}$ ) from drain of low side MOSFET to the OCSet pin. The resistor can be calculated by using equation (7). The  $R_{DS(on)}$  has a positive temperature coefficient and it should be considered for the worse case operation. This resistor must be placed close to the IC, place a small ceramic capacitor from this pin to ground for noise rejection purposes.

$$I_{SET} = I_{L(critical)} = \frac{R_{OCSet} * I_{OCSet}}{R_{DS(on)}} \quad \dots \quad (7)$$

 $R_{DS(on)} = 2.3m\Omega * 1.5 = 3.45m\Omega$   $I_{SET} \approx I_{o(LIM)} = 20A * 1.5 = 30A$ (50% over nominal output current)  $R_{OCSet} = R_3 = R_4 = 5.11K\Omega$ 

### Layout Consideration

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

Start to place the power components, make all the connection in the top layer with wide, copper filled areas. The inductor, output capacitor should be close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place input capacitors as close as possible to the power module's input pin. Add capacitors as necessary to reduce the ESR to desired levels. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC. In multilayer PCB use one layer as power ground plane and have a control circuit ground (analog ground), to which all signals are referenced. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point. The exposed pad of IC should be connected to analog ground. Layout guidelines for IP2005A can be found in the product data sheet.

# **Typical Application**




Fig. 22: Application circuit for Single Output

# **Typical Application**




Fig. 23: Application circuit for Dual Output

# (IR3623M) MLPQ Package; 5x5-32 Lead

