

# LM3100

# SIMPLE SWITCHER® Synchronous 1MHz 1.5A Step-Down Voltage Regulator

#### **General Description**

The LM3100 Synchronously Rectified Buck Converter features all functions needed to implement a highly efficient, cost effective buck regulator capable of supplying 1.5A to loads with voltages as low as 0.8V. Dual 40V N-Channel synchronous MOSFET switches allow for low external component thus reducing complexity and minimizing board space. The LM3100 is designed to work exceptionally well with ceramic and other very low ESR output capacitors. The Constant ON-Time (COT) regulation scheme requires no loop compensation, results in fast load transient response, and simplifies circuit implementation. Through the use of a unique design the regulator does not rely on output capacitor ESR for stability, as do most other COT regulators. The operating frequency remains nearly constant with line and load variations due to the inverse relationship between the input voltage and the on-time. The oprating frequency can be externally programmed up to 1MHz. Protection features include V<sub>CC</sub> under-voltage lockout, thermal shutdown and gate drive undervoltage lockout. The part is available in a thermally enhanced eTSSOP-20 package


#### **Features**

- Input voltage range 4.5V 36V
- 1.5A output current
- 0.8V, ±1.5% reference
- Integrated 40V, dual N-Channel buck synchronous switches
- Low component count and small solution size
- No loop compensation required
- Ultra-fast transient response
- Stable with ceramic and other low ESR capacitors
- Programmable switching frequency up to 1MHz
- Max. duty cycle limited during start-up
- Valley current limit
- Precision Internal Reference for adjustable output voltage down to 0.8V
- Thermal shutdown
- Thermally enhanced eTSSOP-20 package

## **Typical Applications**


- 5VDC, 12VDC, 24VDC, 12VAC, and 24VAC systems
- Embedded Systems
- Industrial Controls
- Automotive Telematics and Body Electronics
- Point of Load Regulators
- Storage Systems
- Broadband Infrastructure
- Direct Conversion from 2/3/4 Cell Lithium Batteries Systems

# **Typical Application**



SIMPLE SWITCHER® is a registered trademark of National Semiconductor Corporation

# **Connection Diagram**



# **Ordering Information**

| Order Number | Package Type         | NSC Package Drawing | Supplied As                   |
|--------------|----------------------|---------------------|-------------------------------|
| LM3100MH     | Exposed Pad TSSOP-20 | MXA0020             | 73 units per Anti-Static Tube |
| LM3100MHX    |                      |                     | 2500 Units on Tape and Reel   |

# **Pin Descriptions**

| Pin             | Name | Description                        | Application Information   |  |
|-----------------|------|------------------------------------|---|--|
| 1,9,10,12,19,20 | N/C  | No Connection                      | These pins must be left unconnected.  |  |
| 2, 3            | SW   | Switching Node                     | Internally connected to the buck switch source. Connect to output inductor.   |  |
| 4, 5            | VIN  | Input supply voltage               | Supply pin to the device. Nominal input range is 4.5V to 36V.   |  |
| 6               | BST  | Connection for bootstrap capacitor | Connect a 0.033µF capacitor from SW pin to this pin. An internal diode charges the capacitor during the high-side switch off-time.  |  |
| 7               | GND  | Analog Ground                      | Ground for all internal circuitry other than the synchronous switches.  |  |
| 8               | SS   | Soft-start                         | An internal 8µA current source charges an external capacitor to provide the soft- start function.                                   |  |
| 11              | TST  | Test mode enable pin               | Force the device into test mode. Must be connected to ground for normal operation.  |  |
| 13              | FB   | Feedback                           | Internally connected to the regulation and over-vo comparators. The regulation setting is 0.8V at this Connect to feedback divider. |  |
| 14              | EN   | Enable pin                         | Connect a voltage higher than 1.26V to enable the regulator.  |  |
| 15              | RON  | On-time Control                    | An external resistor from VIN to this pin sets the high-<br>side switch on-time.  |  |
| 16              | VCC  | Start-up regulator Output          | Nominally regulated to 6V. Connect a capacitor of not less than 680nF between VCC and GND for stable operation.                     |  |
| 17, 18          | PGND | Power Ground                       | Synchronous rectifier MOSFET source connection. Tie to power ground plane.  |  |
| DAP             | EP   | Exposed Pad                        | Thermal connection pad, connect to GND.   |  |

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 VIN, RON to GND
 -0.3V to 40V

 SW to GND
 -0.3V to 40V

 SW to GND (Transient)
 -2V (< 100ns)</td>

 VIN to SW
 -0.3V to 40V

 BST to SW
 -0.3V to 7V

All Other Inputs to GND -0.3V to 7V

ESD Rating (Note 2)

 $\begin{array}{lll} \mbox{Human Body Model} & \pm 2 \mbox{kV} \\ \mbox{Storage Temperature Range} & -65 \mbox{°C to } +150 \mbox{°C} \\ \mbox{Junction Temperature } (\mbox{T}_{\mbox{\scriptsize J}}) & 150 \mbox{°C} \\ \end{array}$ 

# **Operating Ratings** (Note 1)

Supply Voltage Range (VIN) 4.5V to 36V Junction Temperature Range ( $T_J$ )  $-40^{\circ}$ C to + 125°C Thermal Resistance ( $\theta_{JC}$ ) (*Note 3*) 6.5°C/W

**Electrical Characteristics** Specifications with standard type are for  $T_J = 25^{\circ}\text{C}$  only; limits in boldface type apply over the full Operating Junction Temperature  $(T_J)$  range. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 18V$ ,  $V_{OUT} = 3.3V$ .

| Symbol                            | Parameter  | Conditions  | Min   | Тур   | Max      | Units |
|-----------------------------------|--|---|-------|-------|----------|-------|
| Start-Up Regulate                 | or, V <sub>CC</sub>                                    |   |       |       |          |       |
| V <sub>cc</sub>                   | V <sub>CC</sub> output voltage                         | C <sub>CC</sub> = 680nF, no load  | 5.0   | 6.0   | 7.2      | V     |
| V <sub>IN</sub> - V <sub>CC</sub> | V <sub>IN</sub> - V <sub>CC</sub> dropout voltage      | I <sub>CC</sub> = 2mA   |       | 50    | 140      | mV    |
|                                   |  | I <sub>CC</sub> = 20mA  |       | 350   | 570      |       |
| I <sub>VCCL</sub>                 | V <sub>CC</sub> current limit (Note 4)                 | V <sub>CC</sub> = 0V  | 40    | 65    |          | mA    |
| V <sub>CC-UVLO</sub>              | V <sub>CC</sub> under-voltage lockout threshold (UVLO) | V <sub>IN</sub> increasing  | 3.6   | 3.75  | 3.85     | V     |
| V <sub>CC-UVLO-HYS</sub>          | V <sub>CC</sub> UVLO hysteresis                        | V <sub>IN</sub> decreasing  |       | 130   |          | mV    |
| t <sub>VCC-UVLO-D</sub>           | V <sub>CC</sub> UVLO filter delay                      |   |       | 3     |          | μs    |
| I <sub>IN</sub>                   | I <sub>IN</sub> operating current                      | No switching, V <sub>FB</sub> = 1V  |       | 0.7   | 1        | mA    |
| I <sub>IN-SD</sub>                | I <sub>IN</sub> operating current, Device shutdown     | $V_{EN} = 0V$   |       | 17    | 30       | μA    |
| Switching Charac                  | cteristics   | •   | '     |       | '        |       |
| R <sub>DS-UP-ON</sub>             | Main MOSFET Rds(on)                                    |   |       | 0.18  | 0.35     | Ω     |
| R <sub>DS- DN-ON</sub>            | Syn. MOSFET Rds(on)                                    |   |       | 0.11  | 0.2      | Ω     |
| $V_{G-UVLO}$                      | Gate drive voltage UVLO                                | V <sub>BST</sub> - V <sub>SW</sub> increasing                               |       | 3.3   | 4        | ٧     |
| Soft-start                        | •  | •   | '     |       | '        |       |
| I <sub>SS</sub>                   | SS pin source current                                  | V <sub>SS</sub> = 0.5V  | 6     | 8     | 9.8      | μA    |
| Current Limit                     |  |   | ,     |       |          |       |
| I <sub>CL</sub>                   | Syn. MOSFET current limit threshold                    |   |       | 1.9   |          | Α     |
| ON/OFF Timer                      | ·  |   |       |       |          |       |
| t <sub>ON</sub>                   | ON timer pulse width                                   | $V_{IN} = 10V, R_{ON} = 100 \text{ k}\Omega$                                |       | 1.38  |          | μs    |
|                                   |  | $V_{IN} = 30V, R_{ON} = 100 \text{ k}\Omega$                                |       | 0.47  |          |       |
| t <sub>ON-MIN</sub>               | ON timer minimum pulse width                           | J   |       | 200   |          | ns    |
| t <sub>OFF</sub>                  | OFF timer pulse width                                  |   |       | 260   |          | ns    |
| Enable Input                      | -  |   |       |       |          |       |
| V <sub>EN</sub>                   | EN Pin input threshold                                 | V <sub>EN</sub> rising  | 1.236 | 1.26  | 1.285    | ٧     |
| V <sub>EN-HYS</sub>               | Enable threshold hysteresis                            | V <sub>EN</sub> falling   |       | 90    |          | mV    |
|                                   | ver-Voltage Comparator                                 |   |       |       | <u> </u> |       |
| V <sub>FB</sub>                   | In-regulation feedback voltage                         | $V_{SS} \ge 0.8V$<br>$T_{J} = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$ | 0.784 | 0.8   | 0.816    | V     |
|                                   |  | $V_{SS} \ge 0.8V$<br>$T_J = 0^{\circ}C \text{ to } + 125^{\circ}C$          | 0.788 |       | 0.812    |       |
| $V_{FB-OV}$                       | Feedback over-voltage threshold                        |   | 0.894 | 0.920 | 0.940    | V     |
|                                   | -  | +   | _     | 5     |          |       |

| Symbol              | Parameter                               | Conditions             | Min | Тур | Max | Units |
|---------------------|---|------------------------|-----|-----|-----|-------|
| Thermal Shutdown    |   |                        |     |     |     |       |
| T <sub>SD</sub>     | Thermal shutdown temperature            | T <sub>J</sub> rising  |     | 165 |     | °C    |
| T <sub>SD-HYS</sub> | Thermal shutdown temperature hysteresis | T <sub>J</sub> falling |     | 20  |     | °C    |

**Note 1:** Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.


Note 2: The human body model is a 100pF capacitor discharged through a  $1.5 k\Omega$  resistor into each pin.


Note 3:  $\theta_{\text{JC}}$  measurements are performed in general accordance with Mil-Std 883B, Method 1012.1 and utilizes the copper heat sink technique. Copper Heat Sink @  $60^{\circ}$ C.


Note 4: V<sub>CC</sub> provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.


# **Typical Performance Characteristics**

All curves taken at  $V_{IN}$  = 18V with configuration in typical application circuit for  $V_{OUT}$  = 3.3V shown in this datasheet.  $T_A$  = 25°C, unless otherwise specified.













#### Switching Frequency, $F_{SW}$ vs $V_{IN}$ 1000 R<sub>ON</sub> = 25 kΩ L = 3.8 μH SWITCHING FREQUENCY, FSW (kHz) $I_{LOAD} = 1.5A$ 800 I<sub>LOAD</sub> = 0.5A 600 R<sub>ON</sub> = 50 kΩ I<sub>LOAD</sub> = 1.5A . = 8.2 μH $I_{LOAD} = 0.54$ 400 $I_{LOAD} = 1.5A$ 200 $I_{LOAD} = 0.5A$ $V_{OUT} = 3.3A$ 0 0 10 20 30 40 $V_{IN}(V)$





TEMPERATURE (°C)





























CCM to DCM Transition ( $V_{OUT} = 3.3V, 0.15A - 1.5A Load$ )



Load Transient (V<sub>OUT</sub> = 3.3V, 0.15A - 1.5A Load, Current slew-rate: 2.5A/µs)



# **Simplified Functional Block Diagram**



## **Functional Description**

The LM3100 Step Down Switching Regulator features all functions needed to implement a cost effective, efficient buck power converter capable of supplying 1.5A to a load. This voltage regulator contains Dual 40V N-Channel buck synchronous switches and is available in a thermally enhanced eTSSOP-20 package. The Constant ON-Time (COT) regulation scheme requires no loop compensation, results in fast load transient response, and simplifies circuit implementation. It will work correctly even with an all ceramic output capacitor network and does not rely on the output capacitor's ESR for stability. The operating frequency remains constant with line and load variations due to the inverse relationship between the input voltage and the on-time. The valley current limit detection circuit, internally set at 1.9A, inhibits the high-side switch until the inductor current level subsides. Please refer to the functional block diagram with a typical application cir-

The LM3100 can be applied in numerous applications and can operate efficiently from inputs as high as 36V. Protection features include: Thermal shutdown,  $V_{CC}$  under-voltage lockout, gate drive under-voltage lockout.

## **Hysteretic Control Circuit Overview**

The LM3100 buck DC-DC regulator employs a control scheme in which the high-side switch on-time varies inversely with the line voltage ( $V_{\rm IN}$ ). Control is based on a comparator and the one-shot on-timer, with the output voltage feedback (FB) compared with an internal reference of 0.8V. If the FB level is below the reference the buck switch is turned on for a fixed time determined by the input voltage and a programming resistor ( $R_{\rm ON}$ ). Following the on-time, the switch remains off for a minimum of 260ns. If FB is below the reference at that time the switch turns on again for another on-time period. The switching will continue until regulation is achieved.

The regulator will operate in discontinuous conduction mode at light load currents, and continuous conduction mode with heavy load current. In discontinuous conduction mode (DCM), current through the output inductor starts at zero and ramps up to a peak during the on-time, then ramps back to zero before the end of the off-time. The next on-time period starts when the voltage at FB falls below the internal reference. Until then the inductor current remains zero and the load is supplied entirely by the output capacitor. In this mode the operating frequency is lower than in continuous conduction mode, and varies with load current. Conversion efficiency is maintained since the switching losses are reduced with the reduction in load and switching frequency. The discontinuous operating frequency can be calculated approximately as follows:

$$F_{SW} = \frac{V_{OUT} (V_{IN} - 1) \times L \times 1.18 \times 10^{20} \times I_{OUT}}{(V_{IN} - V_{OUT}) \times R_{ON}^{2}}$$
(1)

In continuous conduction mode (CCM), current always flows through the inductor and never reaches zero during the off-time. In this mode, the operating frequency remains relatively constant with load and line variations. The CCM operating frequency can be calculated approximately as follows:

$$F_{SW} = \frac{V_{OUT}}{1.3 \times 10^{-10} \times R_{ON}}$$
 (2)

The output voltage is set by two external resistors ( $R_{\rm FB1}$ ,  $R_{\rm FB2}$ ). The regulated output voltage is calculated as follows:

$$V_{OUT} = 0.8V \times (R_{FB1} + R_{FB2})/R_{FB2}$$
 (3)

## Start-up Regulator (V<sub>CC</sub>)

The start-up regulator is integrated within LM3100. The input pin (VIN) can be connected directly to line voltage up to 36V, with transient capability of 40V. The  $V_{\rm CC}$  output regulates at 6V, and is current limited to 65 mA. Upon power up, the regulator sources current into the external capacitor at  $V_{\rm CC}$  ( $C_{\rm VCC}$ ).  $C_{\rm VCC}$  must be at least 680nF for stability. When the voltage on the VCC pin reaches the under-voltage lockout threshold of 3.75V, the buck switch is enabled and the Soft-start pin is released to allow the soft-start capacitor ( $C_{\rm SS}$ ) to charge.

The minimum input voltage is determined by the dropout voltage of  $V_{CC}$  regulator, and the  $V_{CC}$  UVLO falling threshold ( $\approxeq 3.7$  V). If VIN is less than  $\approxeq 4.0$ V, the  $V_{CC}$  UVLO activates to shut off the output.

#### **Regulation Comparator**

The feedback voltage at FB pin is compared to the internal reference voltage of 0.8V. In normal operation (the output voltage is regulated), an on-time period is initiated when the voltage at FB falls below 0.8V. The buck switch stays on for the on-time, causing the FB voltage to rise above 0.8V. After the on-time period, the buck switch stays off until the FB voltage falls below 0.8V again. Bias current at the FB pin is nominally 100 nA.

#### **Over-Voltage Comparator**

The voltage at FB pin is compared to an internal 0.92V reference. If the feedback voltage rises above 0.92V the on-time pulse is immediately terminated. This condition can occur if the input voltage, or the output load, changes suddenly. Once the OVP is activated, the buck switch remains off until the voltage at FB pin falls below 0.92V. The low side switch will stay on to discharge the inductor energy until the inductor current decays to zero. The low side switch will be turned off.

#### **ON-Time Timer, Shutdown**

The ON-Time of LM3100 main switch is determined by the  $R_{ON}$  resistor and the input voltage ( $V_{IN}$ ), and is calculated from:

$$t_{ON} = \frac{1.3 \times 10^{-10} \times R_{ON}}{V_{IN}}$$
 (4)

The inverse relationship of  $t_{ON}$  and  $V_{IN}$  results in a nearly constant switching frequency as  $V_{IN}$  is varied.  $R_{ON}$  should be selected for a minimum on-time (at maximum  $V_{IN}$ ) greater than 200 ns for proper current limit operation. This requirement limits the maximum frequency for each application, depending on  $V_{IN}$  and  $V_{OUT}$ , calculated from equation 5:

$$F_{SW(MAX)} = \frac{V_{OUT}}{V_{IN(MAX)} \times 200 \text{ ns}}$$
 (5)

The LM3100 can be remotely shut down by taking the EN pin below 1.1V. Refer to *Figure 1*. In this mode the SS pin is internally grounded, the on-timer is disabled, and bias currents are reduced. Releasing the EN pin allows normal operation to resume. For normal operation, the voltage at the EN pin is set between 1.5V and 3.0V, depending on  $V_{\rm IN}$  and the exter-

nal pull-up resistor. For all cases, this voltage must be limited not to exceed 7V.




FIGURE 1. Shutdown Implementation


#### **Current Limit**

Current limit detection occurs during the off-time by monitoring the re-circulating current through the low-side synchronous switch. Referring to Functional Block Diagram, when the buck switch is turned off, inductor current flows through the load, into PGND, and through the internal low-side synchronous switch. If that current exceeds 1.9A the current limit comparator toggles, forcing a delay to the start of the next on-time period. The next cycle starts when the recirculating current falls back below 1.9A and the voltage at FB is below 0.8V. The inductor current is monitored during the low-side switch on-time. As long as the overload condition persists and the inductor current exceeds 1.9A, the high-side switch will remain inhibited. The operating frequency is lower during an over-current due to longer than normal off-times.

Figure 2 illustrates an inductor current waveform, the average inductor current is equal to the output current,  $I_{OUT}$  in steady state. When an overload occurs, the inductor current will increase until it exceeds the current limit threshold, 1.9A. Then the control keeps the high-side switch off until the inductor current ramps down below 1.9A. Within each on-time period, the current ramps up an amount equal to:

$$\Delta I = \frac{(V_{IN} - V_{OUT}) \times t_{ON}}{L}$$
 (6)

During this time the LM3100 is in a constant current mode, with an average load current ( $I_{OCL}$ ) equal to 1.9A + $\Delta I/2$ .



**FIGURE 2. Inductor Current - Current Limit Operation** 

#### N-Channel Buck Switch and Driver

The LM3100 integrates an N-Channel buck (high-side) switch and associated floating high voltage gate driver. The gate drive circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 33 nF capacitor ( $C_{\rm BST}$ ) connected between BST and SW pins provides voltage to the high-side driver during the buck switch on-time. During each off-time, the SW pin falls to approximately -1V and  $C_{\rm BST}$  charges from the  $V_{\rm CC}$  supply through the internal diode. The minimum off-time of 260ns ensures adequate time each cycle to recharge the bootstrap capacitor.

#### **Soft-Start**

The soft-start feature allows the converter to gradually reach a steady state operating point, thereby reducing start-up stresses and current surges. Upon turn-on, after  $V_{\rm CC}$  reaches the under-voltage threshold, an internal 8µA current source charges up the external capacitor at the SS pin. The ramping voltage at SS (and the non-inverting input of the regulation comparator) ramps up the output voltage in a controlled manner.

An internal switch grounds the SS pin if any of the following cases happen: (i) VCC falls below the under-voltage lock-out threshold; (ii) a thermal shutdown occurs; or (iii) the EN pin is grounded. Alternatively, the converter can be disabled by connecting the SS pin to ground using an external switch. Releasing the switch allows the SS pin return to pull high and the output voltage returns to normal. The shut-down configuration is shown in *Figure 3*.




FIGURE 3. Alternate Shutdown Implementation

#### **Thermal Protection**

The LM3100 should be operated so the junction temperature does not exceed the maximum limit. An internal Thermal Shutdown circuit, which activates (typically) at 165°C, takes the controller to a low power reset state by disabling the buck switch and the on-timer, and grounding the SS pin. This feature helps prevent catastrophic failures from accidental device overheating. When the junction temperature falls back below 145°C (typical hysteresis = 20°C), the SS pin is released and normal operation resumes.

# Applications Information

#### **EXTERNAL COMPONENTS**

The following guidelines can be used to select the external components.

 $R_{FB1}$  and  $R_{FB2}$ : The ratio of these resistors is calculated from:

$$\frac{R_{FB1}}{R_{FB2}} = \frac{V_{OUT}}{0.8V} - 1$$

 $R_{FB1}$  and  $R_{FB2}$  should be chosen from standard value resistors in the range of 1.0  $k\Omega$  - 10  $k\Omega$  which satisfy the above ratio.

For  $V_{OUT}=0.8V$ , the FB pin can be connected to the output directly. However, the converter operation needs a minimum inductor current ripple to maintain good regulation when no load is connected. This minimum load is about 10  $\mu$ A and can be implemented by adding a pre-load resistor to the output.

 $\mathbf{R}_{\mathrm{ON}}\text{:}$  The minimum value for  $\mathbf{R}_{\mathrm{ON}}$  is calculated from:

$$R_{ON} \ge \frac{200 \text{ ns x V}_{IN(MAX)}}{1.3 \text{ x } 10^{-10}}$$

The equation 2 in Control Overview section can be used to select  $R_{ON}$  if a specific frequency is desired as long as the above limitation is met.

**L:** The main parameter affected by the inductor is the output current ripple amplitude ( $I_{OR}$ ). The maximum allowable ( $I_{OR}$  must be determined at both the minimum and maximum nominal load currents. At minimum load current, the lower peak must not reach 0A. At maximum load current, the upper peak must not exceed the current limit threshold (1.9A). The allowable ripple current is calculated from the following equations:

$$I_{OR(MAX1)} = 2 \times I_{O(min)}$$

or


$$I_{OR(MAX2)} = 2 x (1.9A - I_{O(max)})$$

The lesser of the two ripple amplitudes calculated above is then used in the following equation:


$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{I_{OR} \times F_S \times V_{IN}}$$
(7)

where  $V_{\rm IN}$  is the maximum input voltage and Fs is determined from equation 1. This provides a value for L. The next larger standard value should be used. L should be rated for the  $I_{\rm PK}$  current level shown in *Figure 2*.

#### Inductor Selector for V<sub>OUT</sub> = 3.3V



#### Inductor Selector for V<sub>OUT</sub> = 0.8V



20174737

 $\mathbf{C}_{\mathrm{VCC}}$ : The capacitor on the  $\mathbf{V}_{\mathrm{CC}}$  output provides not only noise filtering and stability, but also prevents false triggering of the  $\mathbf{V}_{\mathrm{CC}}$  UVLO at the buck switch on/off transitions. For this reason,  $\mathbf{C}_{\mathrm{VCC}}$  should be no smaller than 680 nF for stability, and should be a good quality, low ESR, ceramic capacitor.

 ${f C_O}$  and  ${f C_O}$ :  ${f C_O}$  should generally be no smaller than 10  $\mu {f F}$ . Experimentation is usually necessary to determine the minimum value for  ${f C_O}$ , as the nature of the load may require a larger value. A load which creates significant transients requires a larger value for  ${f C_O}$  than a fixed load.

 $\rm C_{O3}$  is a small value ceramic capacitor to further suppress high frequency noise at  $\rm V_{OUT}.$  A 47nF is recommended, located close to the LM3100.

 $\mathbf{C_{IN}}$  and  $\mathbf{C_{IN3}}$ :  $\mathbf{C_{IN}}$ 's purpose is to supply most of the switch current during the on-time, and limit the voltage ripple at  $V_{IN}$ , assume the voltage source feeding  $V_{IN}$  has an output impedance greater than zero. If the source's dynamic impedance is high (effectively a current source),  $\mathbf{C_{IN}}$  supplies the average input current, but not the ripple current.

At maximum load current, when the buck switch turns on, the current into  $V_{\text{IN}}$  suddenly increases to the lower peak of the inductor's ripple current, ramps up to the peak value, then drop to zero at turn-off. The average current during the ontime is the load current. For a worst case calculation,  $C_{\text{IN}}$  must supply this average load current during the maximum on-time.  $C_{\text{IN}}$  is calculated from:

$$C_{\text{IN}} = \frac{I_{\text{OUT}} \times t_{\text{ON}}}{\Delta V}$$
 (8)

where  $I_{OUT}$  is the load current,  $t_{ON}$  is the maximum on-time, and  $\Delta V$  is the allowable ripple voltage at  $V_{IN}.$ 

 $C_{IN3}$ 's purpose is to help avoid transients and ringing due to long lead inductance at  $V_{IN}.$  A low ESR,  $0.1\mu F$  ceramic chip capacitor is recommended, located close to the LM3100.

 $\mathbf{C}_{\mathbf{BST}}$ : The recommended value for  $\mathbf{C}_{\mathbf{BST}}$  is 33 nF. A high quality ceramic capacitor with low ESR is recommended as

 ${
m C_{BST}}$  supplies a surge current to charge the buck switch gate at turn-on. A low ESR also helps ensure a complete recharge during each off-time.

**C**<sub>SS</sub>: The capacitor at the SS pin determines the soft-start time, i.e. the time for the reference voltage at the regulation comparator, and the output voltage, to reach their final value. The time is determined from the following:


$$t_{SS} = \frac{C_{SS} \times 0.8V}{8 \,\mu\text{A}}$$

 $\mathbf{C}_{\text{FB}}$ : If output voltage is higher than 1.6V, this feedback capacitor is needed for Discontinuous Conduction Mode to improve the output ripple performance, the recommended value for  $\mathbf{C}_{\text{FB}}$  is 10 nF.

#### **PC BOARD LAYOUT**

The LM3100 regulation, over-voltage, and current limit comparators are very fast, and will respond to short duration noise pulses. Layout considerations are therefore critical for optimum performance. The layout must be as neat and compact as possible, and all external components must be as close as possible to their associated pins. Refer to the functional block diagram, the loop formed by C<sub>IN</sub>, the high and low-side switches internal to the IC, and the PGND pin should be as small as possible. The PGND connection to Cin should be as short and direct as possible. There should be several vias connecting the Cin ground terminal to the ground plane placed as close to the capacitor as possible. The boost capacitor should be connected as close to the SW and BST pins as possible. The feedback divider resistors and the CFB capacitor should be located close to the FB pin. A long trace run from the top of the divider to the output is generally acceptable since this is a low impedance node. Ground the bottom of the divider directly to the GND (pin 7). The output capacitor, C<sub>OUT</sub>, should be connected close to the load and tied directly into the ground plane. The inductor should connect close to the SW pin with as short a trace as possible to help reduce the potential for EMI (electro-magnetic interference) generation.

If it is expected that the internal dissipation of the LM3100 will produce excessive junction temperatures during normal operation, good use of the PC board's ground plane can help considerably to dissipate heat. The exposed pad on the bottom of the IC package can be soldered to a ground plane and that plane should extend out from beneath the IC to help dissipate the heat. The exposed pad is internally connected to the IC substrate. Additionally the use of thick copper traces, where possible, can help conduct heat away from the IC. Using numerous vias to connect the die attach pad to an internal ground plane is a good practice. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.




Typical Application Schematic for  $V_{OUT} = 3.3V$ 


 $L~6.8~\mu H$ V<sub>OUT</sub> = 0.8V I<sub>OUT</sub> = 1.5A R<sub>EN</sub>  $C_{O3}$  $R_{ON}$ 47 nF 30k  $C_{O1}$ ,  $C_{O2}$ N/C R<sub>FB2</sub> 40k N/C C<sub>BST</sub> 33 nF  $2 \times 22 \mu F$ SW N/C SW **PGND**  $V_{IN} = 4.5V - 24V$ VIN **PGND** LM3100 VIN VCC BST RON GND ΕN FΒ SS  $C_{SS}$ N/C N/C  $\mathsf{C}_{\mathsf{VCC}}$ 10 nF N/C TST 680 nF

Typical Application Schematic for  $V_{OUT} = 0.8V$ 

# Physical Dimensions inches (millimeters) unless otherwise noted



20-Lead Plastic eTSSOP Package NS Package Number MXA20A



## **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

| Pro                            | oducts                       | Design Support                  |                                |  |
|--------------------------------|------------------------------|---------------------------------|--------------------------------|--|
| Amplifiers                     | www.national.com/amplifiers  | WEBENCH® Tools                  | www.national.com/webench       |  |
| Audio                          | www.national.com/audio       | App Notes                       | www.national.com/appnotes      |  |
| Clock and Timing               | www.national.com/timing      | Reference Designs               | www.national.com/refdesigns    |  |
| Data Converters                | www.national.com/adc         | Samples                         | www.national.com/samples       |  |
| Interface                      | www.national.com/interface   | Eval Boards                     | www.national.com/evalboards    |  |
| LVDS                           | www.national.com/lvds        | Packaging                       | www.national.com/packaging     |  |
| Power Management               | www.national.com/power       | Green Compliance                | www.national.com/quality/green |  |
| Switching Regulators           | www.national.com/switchers   | Distributors                    | www.national.com/contacts      |  |
| LDOs                           | www.national.com/ldo         | Quality and Reliability         | www.national.com/quality       |  |
| LED Lighting                   | www.national.com/led         | Feedback/Support                | www.national.com/feedback      |  |
| Voltage References             | www.national.com/vref        | Design Made Easy                | www.national.com/easy          |  |
| PowerWise® Solutions           | www.national.com/powerwise   | Applications & Markets          | www.national.com/solutions     |  |
| Serial Digital Interface (SDI) | www.national.com/sdi         | Mil/Aero                        | www.national.com/milaero       |  |
| Temperature Sensors            | www.national.com/tempsensors | SolarMagic™                     | www.national.com/solarmagic    |  |
| PLL/VCO                        | www.national.com/wireless    | PowerWise® Design<br>University | www.national.com/training      |  |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com