

# Automotive Multioutput Voltage Regulator

### **Features and Benefits**

- 6 V to 45 V input range
- DC-to-DC buck converter with 5.7 V output
- Overcurrent protection with foldback, and undervoltage lockout (UVLO)
- Dual 5 V outputs
  - Digital 5 V ±2%, 200 mA
  - Analog 5 V, 200 mA
  - Short-to-supply protection on analog regulator
  - Analog to digital regulator output tracking <0.5% throughout operating temperature range

Continued on the next page ...

### Package: 24 pin SOIC (suffix LB)



Not to scale

### Description

The A8450 is a multioutput power supply intended for automotive applications. The A8450 operates from a wide input supply range and is designed to satisfy the requirements of high ambient temperature environments.


Four regulated voltage outputs provide multiple options. The 3.3 V regulator and the 1.2 to 3.3 V adjustable regulator can be used to power microcontroller or DSP cores, or for I/O, sensing, and A-to-D conversion. Two 5 V outputs, one digital and the other analog, feature output tracking within 0.5% of each other over the operating temperature range. In addition, the analog regulator is protected against short-to-battery conditions. All four regulators feature foldback current limit protection.

The device can be enabled or disabled using two input pins. The high voltage input, on the ENBAT pin, allows enable/ disable using an engine ignition or battery switch signal. The logic-level input, on the ENB pin, allows enable/disable by microcontroller or DSP signals.

When disabled, the A8450 draws less than 10  $\mu$ A of current. A POR (power-on-reset) block monitors the supply voltages and provides a reset signal, with an adjustable delay, for

Continued on the next page ....





A8450-DS, Rev. 6

#### Features and Benefits (continued)

- 3.3 V linear regulator, with foldback current limit
- Adjustable 1.2 V to 3.3 V linear regulator, adjustable foldback current limit
- Ignition switch enable; Sleep mode
- 100% duty cycle operation for low input voltages
- Power OK output
- –40°C to 135°C ambient operating temperature range

#### **Description (continued)**

microcontroller or DSP resets. A separate fault pin signals TSD (thermal shutdown), 5 V analog short-to-supply, and 5 V analog or digital undervoltage.

The A8450 is supplied in a 24-pin SOIC-W package (part number suffix LB) with internally-fused power ground pins for enhanced thermal performance. This provides an  $R_{\theta JA}$  of 35°C/W on a 4-layer board (see chart on p. 5). The lead (Pb) free version has 100% matte tin leadframe plating.

#### **Selection Guide**

Part Number	Pb-free	Pb-free Packing Terminals		Package		
A8450KLBTR*	-	1000 pieces per 12 in real	24	SOIC-W surface mount, internally		
A8450KLBTR-T	Yes	1000 pieces per 13-in. reel	24	fused power ground pins (6-7, 18-19)		


\*Variant is in production but has been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: November 2, 2009.

#### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	Rating	Units
Load Supply Voltage	V <sub>BB</sub>	VBB pin	- 40	V
Analog Output	V <sub>5A</sub>	V5A pin	-1 to 45	V
Logic Input Cignal	V <sub>ENBAT</sub>	ENBAT pin input	-0.3 to 45	V
Logic Input Signal	V <sub>ENB</sub>	ENB pin input	-0.3 to 6.5	V
LX Voltage	V <sub>LX</sub>	LX pin	-2 to V <sub>BB</sub>	V
Operating Temperature Range	T <sub>A</sub>	K range	-40 to 135	°C
Junction Temperature	T <sub>J</sub> (max <sub>)</sub>		150	°C
Storage Temperature Range	T <sub>stg</sub>		-55 to 150	°C



Functional Block Diagram



ID	Characteristics	Representative Device		
C1, C2, C3, C4	1 µF, 25 V ceramic X7R			
COUT	100 µF, 35 V low-ESR electrolytic	UHC1V101M, Nichicon		
CIN	47 μF, 63 V electrolytic			
C7, C8	0.1 µF, 50 V ceramic X7R (for 14 V applications), or			
	0.1 µF, 100 V ceramic X7R (for 42 V applications)			
C10	0.22 μF, 10 V X7R			
D1, D2	1 A, 40 V Schottky (for 14 V applications)	EKO4, Sanken		
L1	100 μH, 1.2 A	D03316HT, Coilcraft		
Q1, Q2 pass transistors	npn transistor, h <sub>FE</sub> > 50	MPSW06		



## **ELECTRICAL CHARACTERISTICS** at $T_A = -40^{\circ}$ C to 135°C, $V_{BB} = 6$ to 45 V, $V_{ENB} = 5$ V, unless otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
		Enabled mode: $V_{ENBAT}$ or $V_{ENB}$ = HIGH, I <sub>OUT</sub> = 0 mA: $V_{BB}$ = 14 V	-	6	10	mA
Supply Quiescent Current	I <sub>BB</sub>	Enabled mode: $V_{ENBAT}$ or $V_{ENB}$ = HIGH, $I_{OUT}$ = 0 mA; $V_{BB}$ = 6 V	-	10	15	mA
		Disabled mode: $V_{ENBAT}$ and $V_{ENB}$ = LOW	-	-	10	μA
Regulated Output Voltage	V <sub>REG</sub>	$I_{LOAD} = 550 \text{ mA} = I_{LOADV5D} + I_{LOADV5A} + I_{LOADV33} + I_{LOADVADJ}; V_{BB} > 6.5 \text{ V}$	5.50	-	5.80	V
		Dropout: 6 V $\leq$ V <sub>BB</sub> $<$ 6.5 V	5.00	-	5.80	V
Buck Switch On-Resistance	R	$T_J = 25^{\circ}C$	-	415	500	mΩ
Buck Switch On-Resistance	R <sub>DSON</sub>	T <sub>J</sub> = 135°C	-	650	750	mΩ
Buck Switch Current Limit	I <sub>DSLIM</sub>		1.0	1.2	2.2	A
DC-to-DC Fixed Off-Time	t <sub>OFF</sub>	V <sub>BB</sub> = 14 V	-	4.75	-	μs
Soft Start Time	t <sub>SS</sub>	V <sub>BB</sub> = 14 V	5	10	15	ms
Logic Inputs			1	1	1	
ENBAT Logic Input Voltage	V <sub>ENBAT</sub>	HIGH input level	2.7	_	45	V
ENBAT LOGIC INput Voltage		LOW input level	-0.3	-	0.8	V
	I <sub>ENBAT</sub>	HIGH input level, V <sub>ENBAT</sub> = 45 V	-	-	300	μA
ENBAT Input Current		HIGH input level, V <sub>ENBAT</sub> = 14 V	-	-	70	μA
		LOW input level, V <sub>ENBAT</sub> = 0.8 V	-1	-	10	μA
ENB Logic Input Voltage	V	HIGH input level	2.7	-	6.5	V
LIND LOgic input Voltage	V <sub>ENB</sub>	LOW input level	-0.3	-	0.8	V
		HIGH input level, V <sub>ENB</sub> ≥ 2.7 V	-	-	50	μA
ENB Input Current	I <sub>ENB</sub>	LOW input level, V <sub>ENB</sub> ≤ 0.8 V	-1	-	10	μA
Linear Regulator Outputs*						
V5D Output Voltage	V <sub>OUTV5D</sub>	1 mA ≤ I <sub>LOADV5D</sub> ≤ 200 mA	4.9	5.0	5.1	V
V5A Output Voltage	V <sub>OUTV5A</sub>	$1 \text{ mA} \le I_{\text{LOADV5A}} \le 200 \text{ mA}$	4.9	5.0	5.1	V
V33 Output Voltage	V <sub>OUTV33</sub>		3.234	3.300	3.366	V
V5A to V5D Tracking	V <sub>TRACK</sub>	50 mA $\leq$ I <sub>LOADV5A</sub> , I <sub>LOADV5D</sub> $\leq$ 200mA; V <sub>BB</sub> > 6.5 V	-25	-	25	mV
V5D Current Limit	I <sub>OUTV5DLIM</sub>		200	300	_	mA
V5A Current Limit	I <sub>OUTV5ALIM</sub>		200	300	_	mA
Base Drive Output Current	I <sub>BD</sub>	$1 \text{ V} \leq \text{V}_{\text{OUTVADJ}}, \text{V}_{\text{OUTV33}} \leq 4 \text{ V}$	5.0	10.0	16.0	mA
Feedback Voltage	V <sub>FB</sub>		1.16	1.20	1.24	V
Feedback Input Bias Current	I <sub>FB</sub>		-400	-100	100	nA

Continued on next page




## **ELECTRICAL CHARACTERISTICS (continued)** at $T_A = -40^{\circ}$ C to 135°C, $V_{BB} = 6$ to 45 V, $V_{ENB} = 5$ V, unless

otherwise noted

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Protection	÷					
NFAULT, NPOR Output Voltage	V <sub>ERRON</sub>	Fault asserted; I <sub>NFAULT</sub> , I <sub>NPOR</sub> = 1 mA	_	_	400	mV
NFAULT, NPOR Leakage Current	I <sub>ERROFF</sub>	V <sub>NFAULT</sub> , V <sub>NPOR</sub> = 5 V	-	-	1	μA
POR Delay	t <sub>POR</sub>	C9 = 0.47 µF	65	100	135	ms
V33 Undervoltage Threshold	V <sub>UVLOV33</sub>	V <sub>33</sub> rising	2.80	2.95	3.10	V
v35 Undervoltage Threshold		V <sub>33</sub> falling	2.75	2.90	3.05	V
V33 Hysteresis	V <sub>HYSV33</sub>		-	80	_	mV
V5A, V5D Undervoltage Threshold	V <sub>UVLOV5</sub>	V5A, V5D rising	4.36	4.50	4.75	V
VSA, VSD Undervoltage Threshold		V5A, V5D falling	4.24	4.38	4.63	V
V5A, V5D Hysteresis	V <sub>HYSV5</sub>		-	125	_	mV
VADJ Undervoltage Threshold	V <sub>UVLOVADJ</sub>	V <sub>FB</sub> rising	1.02	1.07	1.12	V
VADJ Undervoltage Threshold		V <sub>FB</sub> falling	0.97	1.02	1.07	V
VADJ Hysteresis	V <sub>HYSVADJ</sub>	At FB pin	-	70	-	mV
VADJ, V33 Overcurrent Threshold	V <sub>oc</sub>		175	200	225	mV
VREG Undervoltage Threshold	V <sub>UVLOVREG</sub>		4.94	5.15	5.36	V
Thermal Warning Threshold	T <sub>JTW</sub>	T <sub>J</sub> rising	-	160	_	°C
Thermal Shutdown Threshold	T <sub>JTSD</sub>	T <sub>J</sub> rising	-	175	-	°C
Thermal Shutdown Hysteresis	T <sub>HYSTSD</sub>	Recovery period = $T_{JTSD} - T_{JTW}$	-	15	-	°C

\*Linear regulator output specifications are only valid when  $V_{REG}$  is in regulation ( $V_{BB} \ge 6.5$ ).

#### **Power Dissipation Versus Ambient Temperature**



\*In still air; mounted on PCB based on JEDEC high-conductance standard PCB (JESD51-7; High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages); data on other PCB types is provided on the Allegro Web site.



# A8450

# Automotive Multioutput Voltage Regulator

**Timing Diagrams** 





Figure 1c. Power-on using ENBAT, followed by power-off using ENB



Load Transients Diagrams

 $V_{IN}$  = 12 V;  $I_{LOAD}$  = 100 mA;  $T_A$  = 25°C; ac-coupled; C1, C2, C3 and C4 = 1  $\mu$ F





# A8450

# **Functional Description**

**Buck Converter with Switching Regulator**. A currentmode, variable frequency buck DC-to-DC converter and switching regulator are integrated in the A8450, as shown in figure 2. This feature allows the device to efficiently handle power over a wide range of input supply levels. The DC-to-DC converter outputs 5.7 V typical, and has an overcurrent limit of 1.2 A typical.

The converter employs a soft-start feature. This ramps the converter output voltage and limits the maximum demand on  $V_{REG}$  by controlling the inrush current required at power-on to charge the external capacitor, COUT, and any DC load.

An internal charge pump provides gate drive for the N-channel MOSFET buck switch. A 100% duty cycle is implemented when using low  $V_{BB}$  input voltages.

At  $V_{BB}$  lower than 12 V, off-time,  $t_{OFF}$ , is reduced, as shown in figure 3. This reduction keeps the switching frequency,  $f_{PWM}$ , within a reasonable range and lowers the ripple current. Lowering the ripple current at low  $V_{BB}$  levels prevents degradation of linear regulator headroom due to  $V_{REG}$  ripple voltage.

**5VLinear Regulators.** Two 5 V medium-power linear regulators are provided. These low-dropout regulators feature foldback current limiting for short-to-ground protection. When a direct short is applied to the regulator output, either V5A or V5D, the current folds back





Figure 3. When VBB falls below 12 V, t<sub>OFF</sub> decreases

L1 100 µH





to 0 V at 50 mA, as shown in figure 4a. The voltage recovers to its regulated output when the short is removed.


The V5A and V5D regulators track each other during power-on, and when the device is enabled and ramped up out of disabled mode, the regulators will start to track when  $V_{REG}$  reaches approximately 1.8 V. These regulators are guaranteed to track to within 0.5% of each other under normal operating conditions.

**3.3 V and Adjustable Linear Regulators.** Two additional linear regulators, one that outputs at 3.3 V, and another that has a 1.2 V to 3.3 V adjustable output, can be implemented using external npn pass transistors. The output voltage of the adjustable regulator,  $V_{OUTVADJ}$  (V), is set by the values of the output resistors, R1 and R2 ( $\Omega$ ). It can be calculated as

 $V_{\text{OUTVADJ}} = V_{\text{FB}} (1 + \text{R1}/\text{R2})$ 

where  $V_{FB}(V)$  is the voltage on the feedback pin, FB.

Additional pins, CL33 and CLADJ, are provided for setting current limits. These are used to protect the external pass transistors from a short-to-ground condition. The current limit setting,  $I_{CL}$  (mA), is calculated using the formula



 $I_{\rm CL} = V_{\rm OC} / R_{\rm RCL}$ 

where RCL ( $\Omega$ ) is the current-limiting resistor corresponding to that regulator (R3 for the 3.3 V regulator, and R4 for the adjustable regulator). When I<sub>CL</sub> is exceeded, the maximum load current through that regulator is folded back to 40% of I<sub>CL</sub> ±10%, as shown in figure 4b. If current limiting is not needed, the CL33 and CLADJ pins should be shorted to the VREG pin.

**Disabled Mode**. When the two input signal pins, ENBAT and ENB, are pulled low, the A8450 enters disabled mode. This is a sleep mode, in which all internal circuitry is disabled in order to draw a minimal current from VBB. When either of these pins is pulled high, the device is enabled. When emerging from disabled mode, the buck converter switching regulator does not operate until the charge pump has stabilized ( $\approx 300 \ \mu s$ ).

**Enabled Mode**. When one or both of the signal input pins, ENBAT and ENB, are in the high state, the A8450 is enabled. ENBAT is an edge-triggered enable (logic  $1 \ge 2.7$  V), which is used to enable the A8450 in response to a high-voltage signal, such as from an automobile ignition or battery switch. In this capacity, ENBAT is used only as a momentary switch to wake up the device. If there is no need for a high-voltage signal, ENBAT can be pulled low continuously.

ENB is used to initiate the reset of the device. If ENBAT is pulled




Figure 4a. Linear foldback to 50 mA. Foldback occurs at the typical current limit for the 5 V regulator.

Figure 4b. Linear foldback to a percentage of  $I_{CL}$ . Foldback occurs at the current limit setting for the regulator.



low, ENB acts as a single reset control.

**Diagnostics.** An open drain output, through the NFAULT pin, is pulled low to signal to a DSP or microcontroller any of the following fault conditions:

- V5A, the 5 V analog regulator output, is shorted to supply
- $\bullet$  Either or both of the V5A and the V5D regulator outputs are below their UVLO threshold,  $V_{\rm UVLOV5}$
- $\bullet$  Device junction temperature,  $T_{\rm J},$  exceeds the Thermal Warning threshold,  $T_{\rm JTW}$

**Charge Pump.** The charge pump generates a voltage above  $V_{BB}$  in order to provide adequate gate drive for the N-channel buck switch. A 0.1  $\mu$ F ceramic monolithic capacitor, C7, should be connected between the VCP pin and the VBB pin, to act as a reservoir to run the buck converter switching regulator.

 $V_{CP}$  is internally monitored to ensure that the charge pump is disabled in the case of a fault condition. In addition, a 0.1 µF ceramic monolithic capacitor, C8, should be connected between CP1 and CP2.

**Power On Reset Delay.** The POR block monitors the supply voltages and provides a signal that can be used to reset a DSP or microcontroller. A POR event is triggered by any of the following conditions:

- Either V33 or VADJ is pulled below its UVLO threshold, V<sub>UVLOV33</sub> or V<sub>UVLOVADJ</sub>. This occurs if the current limit on either regulator, V<sub>OC</sub>, is exceeded. It also occurs if the VREG voltage falls below V<sub>REGMON</sub>, due to current exceeding I<sub>DSLIM</sub>.
- Both input signal pins, ENB and ENBAT, are pulled low. This immediately pulls the NPOR pin low, indicating that the device is beginning a power-off sequence. In addition, the buck

converter switching regulator is disabled, and the VREG supply begins to ramp down. The rate at which  $V_{REG}$  decays is dependent on the total current draw,  $I_{LOAD}$ , and value of the output capacitors (C1, C2, C3, and C4).

- V<sub>REG</sub> drops below its UVLO threshold, V<sub>UVLOVREG</sub>.
- During any normal power-on,  $V_{OUTVADJ}$  falls below  $V_{UVLOVADJ}$ , triggering a POR.

An open drain output, through the NPOR pin, is provided to signal a POR event to the DSP or microcontroller. The reset occurs after an adjustable delay,  $t_{POR}$ , set by an external capacitor, C9, connected to the CPOR pin. The value of  $t_{POR}$  (ms) is calculated using the following formula

$$t_{\rm POR} = 2.13 \times 10^5 \times C_{\rm CPOR}$$

where  $C_{CPOR}$  (µF) is the value of the C9 capacitor.

A POR can be forced without a significant drop in the supply voltage,  $V_{REG}$ , by pulsing low both the ENB and the ENBAT pins. However, pulse duration should be short enough so that  $V_{REG}$  does not drop significantly.

**Thermal Shutdown**. When the device junction temperature,  $T_J$ , is sensed to be at  $T_{JTSD}$  ( $\approx 15^{\circ}$ C higher than the thermal warning temperature,  $T_{JTW}$ ), a fault is indicated at the NFAULT pin. At the same time, a thermal shutdown circuit disables the buck converter, protecting the A8450 from damage.



## Application Information

### **Component Selection**

**Output Inductor (L1).** This inductor must be rated to handle the total load current,  $I_{LOAD}$ . In addition, the value chosen must keep the ripple current to a reasonable level. A typical selection is a power inductor rated at 100  $\mu$ H and 1.3 A.

$$I_{\text{RIPPLE(max)}} = V_{\text{L1OFF}} \times t_{\text{OFF}} / L_{\text{L1}}$$

where  $L_{L1}$  (µH) is the inductance for the selected component, and  $V_{L1OFF}$  is the voltage (V) through the inductor when the A8450 is in the quiescent state

$$V_{\text{L1OFF}} = V_{\text{REG}(\text{max})} + V_{\text{D1}} + (I_{\text{LOAD}} \times R_{\text{L1}})$$

where  $V_{D1}$  (V) is the voltage drop on diode D1,  $I_{LOAD}$  (mA) is the total load current, and  $R_{L1}$  is the specified DC resistence ( $\Omega$ ) for the selected inductor at its rated temperature.

The frequency,  $f_{PWM}$  (Hz), of the switching regulator in the buck converter can then be estimated by

$$f_{\rm PWM} = 1/(t_{\rm ON} + t_{\rm OFF})$$

where  $t_{ON}(\mu s)$  is calculated as

$$t_{\rm ON} = I_{\rm RIPPLE(max)} \times L_{\rm L1} / V_{\rm L1ON}$$

and  $V_{L1ON}\left(V\right)$  as

$$V_{\text{L1ON}} = V_{\text{BB}} - (I_{\text{LOAD}} \times R_{\text{DSON(max)}})$$
$$- (I_{\text{LOAD}} \times R_{\text{L1}}) - V_{\text{REG(max)}}$$

Example

Given a typical application with  $V_{BB} = 14$  V,  $t_{OFF} = 4.75$  µs, and  $I_{LOAD} = 550$  mA. (Note that the value for  $t_{OFF}$  is constant for  $V_{BB} > 12$  V, as shown in figure 3.)

Given also a 100  $\mu$ H power inductor rated at 400 m $\Omega$  for 125°C. (Note that temperature ratings for inductors may include self-heating effects. If a 125°C rating includes a self-heating temperature rise of 20°C at maximum current, then the actual ambient temperature, T<sub>A</sub>, cannot exceed 105°C.)

$$V_{L10FF} = 5.8 + 0.8 + (0.550 \times 0.400) = 6.821 \text{ V}$$

$$I_{RIPPLE(max)} = 6.821 \times 4.75 / 100 = 0.324 \text{ A}$$

$$V_{L10N} = 14 - (0.550 \times 0.750) - (0.550 \times 0.400) - 5.8 = 7.56 \text{ V}$$

$$I_{RIPPLE(max)} = 0.324 \times 100 / 7.56 = 4.3 \text{ us}$$

$$t_{ON} = 0.324 \times 100 / 7.56 = 4.3 \ \mu s$$
  
 $f_{PWM} = 1/(4.3 + 4.75) = 111 \ kHz$ 

In the case of a shorted output, the buck converter could reach its internal current limit,  $I_{DSLIM}$ , of 1.2 A typical. To ensure safe operation, the  $I_{SAT}$  rating for the selected inductor should be greater than 1.4 A. However, if the external current limit resistors, R3 and R4, selected for the 3.3 V and adjustable (1.2 V to 3.3 V) regulators, are rated such that the total inductor current,  $I_{LOAD}$ , could never reach that internal current limit, then an inductor can be selected that has an  $I_{SAT}$  rating closer to the calculated output current of the device,  $I_{LOAD}$ , plus the maximum ripple current,  $I_{RIPPLE(max)}$ .

Higher inductor values can be chosen to lower  $I_{RIPPLE}$ . This may be an option if it is desired to increase the total maximum current that is drawn from the switching regulator. The maximum total current available,  $I_{LOAD}$  (mA), is calculated as

$$I_{\text{LOAD}} = I_{\text{DSLIM}} - (I_{\text{RIPPLE}(\text{max})} / 2)$$

**Catch Diode (D1)**. The Schottky catch diode should be rated to handle 1.2 times the maximum load current,  $I_{LOAD}$ , because the duty cycle at low input voltages,  $V_{BB}$ , can be very close to 100%. The voltage rating should be higher than the maximum input voltage,  $V_{BB(max)}$ , expected during any operating condition.

**VREG Output Capacitor (COUT)**. Voltage ripple in the VREG output is the main consideration when selecting the VREG output capacitor, COUT. The peak-to-peak output voltage ripple,  $V_{RIPPLE(p-p)}$  (mV), is calculated as

$$V_{\text{RIPPLE}(p-p)} = I_{\text{RIPPLE}} \times \text{ESR}_{\text{COUT}}$$

with ESR in ohms. It is recommended that the maximum level of  $V_{RIPPLE(p-p)}$  be less than 200 mV.

For electrolytic output capacitors, a low-ESR type is recom-



mended, with a minimum voltage rating of 10 V. However, because ESR decreases with voltage, the most cost-effective choice may be a capacitor with a higher voltage rating.

**Regulator Output Capacitors (C3 and C4)**. The output capacitors used with the 3.3 V regulator (C3) and the 1.2 V to 3.3 V adjustable regulator (C4), should be 1  $\mu$ F or greater X7R (5% tolerance) ceramic or equivalent capacitors, with a maximum capacitance change of ±15% over a temperature range of -55°C to 125°C.

The ESR of these capacitors does not affect the outputs of the corresponding regulators. If a greater capacitance is used, the regulators have improved ripple rejection at frequencies greater than 100 kHz.

**Pass Transistors (Q1 and Q2)**. The pass transistors used to implement the 3.3 V regulator and the 1.2 V to 3.3 V adjustable regulator must ensure the following:

• Stable operation. The cutoff frequency for the control loops of the regulators is 100 kHz. Transistors must be selected that have gain bandwidth product,  $f_T$  (kHz), and beta,  $h_{FE}$  (A), ratings such that

$$f_{\rm T} / h_{\rm FE} > 100 \, \rm kHz$$

• Adequate base drive. It is acceptable to use a lower level of current gain,  $h_{FE}$ , for lower total load currents,  $I_{LOAD}$ . The lower limit for  $I_{LOAD}$  is limited by the minimum base current for the A8450,  $I_{BD(min)}$ , and the minimum  $h_{FE}$  of the pass transistor, such that

$$I_{\text{LOAD}} = I_{\text{BD}(\text{min})} \times h_{\text{FE}(\text{min})}$$

Note that  $h_{FE}$  is dependant on operating temperature. Lower temperatures decrease  $h_{FE},$  affecting the current capacity of the transistor.

• Packaged for sufficient power dissipation. In order to ensure appropriate thermal handling, the design of the application must take into consideration the thermal characteristics of the PCB where the A8450 and pass transistors are mounted, the ambient temperature, and the power dissipation characteristics of the transistor packages. In general, the power dissipation,  $P_D$  (mW), is estimated by

$$P_{\rm D} = (V_{\rm REG} - V_{\rm OUT}) \times I_{\rm LOAD}$$

For a typical application where  $V_{REG} = 5.8 \text{ V}$ ,  $V_{OUT} = 2.5 \text{ V}$ , and  $I_{LOAD} = 190 \text{ mA}$ 

$$P_D = (5.8 - 2.5) \times 190 = 627 \text{ mW}$$

### Adjusting Pass Transistor Power Dissipation

Transistors are manufactured in a wide variety of package types, and the thermal dissipation efficiencies of the packages can vary greatly. In general, increasing thermal efficiency can also increase cost substantially. Selecting the package to closely match operating conditions is important to optimizing application design and cost.

Even when using a thermally-enhanced package, it remains difficult to provide high current to a load at high ambient operating temperatures. Depending on the load requirements, using drop resistors, as shown in figure 5, may be necessary to protect the pass transistor from overheating.

The output current-limiting resistors, RCL (corresponding to R3 and R4), will drop between 175 mV and 225 mV at the highest current output,  $I_{LOAD}$ . Assuming no additional resistance, the voltage dropped,  $V_{DROP}$  (mV), on each pass transistor is

$$V_{\text{DROP}} = V_{\text{REG}} - V_{\text{RCL}} - V_{\text{OUT}}$$

This can be substituted into the power dissipation formula

$$P_{\rm D} = V_{\rm DROP} \times I_{\rm LOAD}$$

Given a typical application where  $V_{REG} = 5.8 \text{ V}$ ,  $V_{RCL} = 0.175 \text{ V}$ ,  $V_{OUT} = 3.3 \text{ V}$ , and  $I_{LOAD} = 350 \text{ mA}$ , then  $P_D$  is approximately 814 mW.




Figure 5. Placement of drop resistors for thermal protection; example shown is for the 3.3 V regulator.



 $P_D$  can be used to estimate the minimum required operating temperature rating for the transistor. The ability of a package to dissipate heat is approximated by the thermal resistance from the die (junction) to the ambient environment,  $R_{\theta IA}$  (°C/W). This includes the significant effect of dissipation through the package leads and the PCB on which the transistor is mounted, and the state of the ambient air. The typical rating for a DPAK package is 32°C/W. The expected self-induced temperature rise in the package,  $\Delta T_{\rm J}$  (°C), given P<sub>D</sub> = 0.814 W, is approximated as

$$\Delta T_{\rm J} = P_{\rm D} \times R_{\rm \theta JA} = 26^{\circ} \rm C$$

In automotive applications, where under-the-hood ambient temperatures can exceed 125°C, the pass transistor would have to be rated to provide the required beta at  $\geq 151^{\circ}$ C, plus a safe operating margin.

For a selected transistor, V<sub>CE</sub> can change depending on current, temperature, and transistor beta. Typically, transistors are rated at a minimum beta at a defined V<sub>CE</sub>. However, V<sub>CE</sub> should be calculated with some margin so there is always enough headroom to drive the device at the desired load.

To provide an operating margin, or if a lower-value RCL is required, voltage drop resistors, RDROP, can be added to the circuit, between the RCL and the transistor (figure 5). It is also important to consider tolerances in resistance values and V<sub>REG</sub>. The level of  $V_{REG(min)}$  is 5.6 V, at which level  $P_D$  is reduced, but also the voltage available for V<sub>CE</sub> is reduced. Calculating maximum and minimum voltage drops is useful in determining the values of the drop resistors.

The required drop resistor value, R<sub>RDROP</sub>, can be determined in terms of the voltage drops across each component of the circuit, as shown in the following formula

T7

where

$$V_{\rm DROP} \ge V_{\rm OUT}$$

$$V_{\text{DROP}} = V_{\text{REG}} - V_{\text{RCL}} - V_{\text{RDROP}} - V_{\text{CE}}$$

Assume that  $V_{\text{REG}(\text{max})} = 5.8 \text{ V}$  and  $V_{\text{OUT}(\text{max})} = 3.3 \text{ V}$ . Assume also that  $T_A = 125^{\circ}$ C, and  $V_{CE} = 1V$  (as specified for the MPSW06 npn transistor, beta = 300 at  $125^{\circ}$ C).

In order to determine the resistance values for the current-limiting and drop resistors, V<sub>RCL</sub> and V<sub>DROP</sub> can be expressed in terms of I<sub>LOAD(lim)</sub>

$$V_{\text{RCL}} = (I_{\text{LOAD(lim)}} \times R_{\text{CL}})$$
$$V_{\text{RDROP}} = (I_{\text{LOAD(lim)}} \times R_{\text{RDROP}})$$

Assume a typical  $I_{LOAD} = 350$  mA. However, under normal operating conditions, the current limit set by RCL would be higher than the expected normal current, so assume  $I_{LOAD(lim)} = 0.400 \text{ A}$ and  $R_{CL} = 44 \Omega$ . Substituting to determine  $V_{RCL}$ 

$$V_{\rm RCL} = 0.400 \times 0.44 = 0.176 \, \rm V$$

We can now solve for R<sub>RDROP</sub> and then V<sub>DROP</sub>

$$V_{\text{REG}} - V_{\text{RCL}} - (I_{\text{LOAD}} \times R_{\text{RDROP}}) - V_{\text{CE}} \ge V_{\text{OUT}}$$
  
5.8 - 0.176 - (0.4 ×  $R_{\text{RDROP}}$ ) - 1 ≥ 3.30 V

therefore

and

 $R_{\rm RDROP} \ge 3.31 \,\Omega$ 

$$V_{\rm RDROP} = 0.4 \times 3.31 = 1.3 \text{ V}$$

Using four 0.25 W resistors valued at 14.7  $\Omega$  in parallel will drop 1.3 volts.

Using the drop resistors as calculated above, the power dissipation in the transistor,  $P_D(W)$  is reduced to

$$P_{\rm D} = I_{\rm LOAD(lim)} \times (V_{\rm REG} - V_{\rm RCL} - V_{\rm RDROP} - V_{\rm OUT})$$
$$= 0.400 \times (5.8 - 0.176 - 1.3 - 3.3) = 0.410 \text{ W}$$

and

$$\Delta T_{\rm I} = P_{\rm D} \times R_{\rm \theta IA} = 13^{\circ} {\rm C}$$

The power dissipated in the transistor is significantly reduced. A transistor in a power package with an  $R_{\theta JA}$  of 32°C/W at 400 mA (a 50 mA margin) undergoes a temperature rise of 13°C with the drop resistors, as opposed to a similar transistor at 350 mA rising 26°C without drop resistors. At high output currents, properly selected drop resistors can protect the external pass transitor from overheating.

**A8450 Power Dissipation**. The A8450 is designed to operate in applications with high ambient temperatures. The total power dissipated in the device must be considered in conjunction with the thermal dissipation capabilities of the PCB where the A8450 is mounted, as well as the capabilities of the device package itself.

The ability of a package to dissipate heat is approximated by the thermal resistance from the die (junction) to the ambient environment,  $R_{\theta IA}$  (°C/W). This includes the significant effect of dissipation through the package leads and the PCB on which the package is mounted, and the temperature of the ambient air.



Test results for this 24-lead SOIC are approximately 35 °C/W when mounted on a high-thermally conductive PCB (based on the JEDEC standard PCB, having four layers with buried copper areas).

The total power that can be applied to the device,  $P_{D(lim)}(W)$ , is affected by the maximum allowable device junction temperature,  $T_{J(max)}(^{\circ}C)$ ,  $R_{\theta JA}$ , and the ambient air temperature,  $T_{A}(^{\circ}C)$ , as shown in the following formula

$$P_{D(lim)} = (T_{J(max)} - T_A) / R_{\theta JA}$$

 $P_{D(\text{lim})}$  can be estimated based on several parameters, using the following formula

$$\begin{split} P_{D(lim)} &= P_{D(lbias)} + P_{D(V5A)} + P_{D(V5D)} + P_{D(buckdc)} \\ &+ P_{D(buckac)} + P_{D(BD)} \end{split}$$

where

and

 $I_{LOAD} = I_{LOAD(V33)} + I_{LOAD(VADJ)} + I_{LOAD(V5D)} + I_{LOAD(V5A)}$ 

 $R_{DSON}$  is a function of  $T_J$ . For the purposes of estimating  $P_{D(lim)}$ , the relationship can be assumed to be linear throughout the practical  $T_J$  operating range (see test conditions for  $R_{DSON}$  in the Electrical Characteristics table).

DC (duty cycle) is a function of  $V_{\rm BB}$  and  $V_{\rm REG}.$  This can be calculated precisely as

$$DC = V_{REG(off)} / (V_{REG(on)} + V_{REG(off)})$$

A rough estimate for DC is

$$DC = (V_{REG} + V_{LX}) / V_{BB}$$

 $I_{V33BD(max)}$  is the maximum current drawn on the V33BD pin. It is dependent on  $I_{OUTV33}$  and the  $h_{FE}$  of the pass transistor.

 $I_{ADJBD(max)}$  is the maximum current drawn on the VADJBD pin.

It is dependent on  $I_{\mbox{OUTVADJ}}$  and the  $h_{\mbox{FE}}$  of the pass transistor.

### **Overcurrent Protection**

The current supplied by the 3.3 V and the 1.2 to 3.3 V adjustable regulators is limited to  $I_{CL}$ . Current above  $I_{CL}$  is folded back linearly, as shown in figure 4b. In the case of a shorted load, the collector current is reduced to 40% of  $I_{CL} \pm 10\%$ , to ensure protection of the pass transistors. After the short is removed, the voltage recovers to its regulated level.

The maximum power dissipated in the transistor during a shorted load condition is:

$$P_{\rm D} \approx (V_{\rm REG} - V_{\rm OUT}) \times (0.4 \times I_{\rm CL})$$

where  $V_{OUT} = 0$  V.

### Low Input Voltage Operation

When the charge pump has ramped enough to enhance the buck switch, the buck converter switching regulator is enabled. This occurs at  $V_{BB} \approx 5.7$  V. At that point, the duty cycle, DC, of the A8450 can be forced to 100% until  $V_{IN}$  is high enough to allow the switch to begin operating normally. The point at which normal switching begins is dependent on ambient temperature,  $T_A$ . Increases in  $T_A$  cause  $R_{DSON}$  to increase. Other significant factors are  $I_{LOAD}$ ,  $V_{REG}$ , the ESR of the output inductor (L1), and the forward biasing voltage for the output Schottky diode (D1).

### **Regulator Bypass**

Some applications may not require the use of all four regulators provided in the A8450. For the regulators that are not used, the corresponding external components are not needed.


If either or both of the two 5 V regulators are not required by the application, bypass an unused regulator by not connecting its output terminal, V5D or V5A. Also, the corresponding output capacitor, C1 or C2, is not used.

For the 3.3 V regulator and the 1.2 V to 3.3 V adjustable regulator, if either or both are not needed, the corresponding external components are not used. In addition, if the 3.3 V regulator is not used, CL33 and V33 are not connected. If the adjustable regulator is not used, CLADJ and FB are not connected. However, to ensure stability of the A8450, the base drive pin, V33BD or VAD-JBD, of any unused regulator must be shorted to VREG.



# Automotive Multioutput Voltage Regulator


### Pin-Out Diagram



### **Terminal List Table**

Name	Description	Number
VBB	Supply input	1
CP2	Charge pump capacitor, positive side	2
CP1	Charge pump capacitor, negative side	3
VCP	Charge pump output used to drive N-channel buck converter transistor	4
VREG11	Internal reference	5
GND	Power ground	6
GND	Power ground	7
ENB	Logic control	8
CPOR	Connection for POR adjustment	9
CLADJ	Current limit for adjustable regulator	10
VADJBD	Base drive for adjustable regulator pass transistor	11
FB	Feedback for adjustable regulator	12
V5A	5 V analog regulator output	13
NPOR	Power on Reset logic output	14
NFAULT	Diagnostic output; open drain; low during fault condition	15
V5D	5 V digital regulator output	16
VREG	DC-to-DC converter supply output	17
GND	Power ground	18
GND	Power ground	19
CL33	Current limit for 3.3 V regulator	20
V33BD	Base drive for 3.3 V regulator pass transistor	21
V33	3.3 V regulator output	22
ENBAT	High voltage logic control	23
LX	Buck converter switching regulator output	24





Package LB, 24-Pin SOICW

Leads 6 and 7, and 18 and 19 are internally fused ground leads, for enhanced thermal dissipation.

Copyright ©2004-2010, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

