# 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches 


#### Abstract

General Description The MAX1623 switch-mode buck regulator with synchronous rectification provides local CPU and bus-termination power in notebook and desktop computers. An internal $55 \mathrm{~m} \Omega$ (typ), 3A PMOS power switch and $60 \mathrm{~m} \Omega$ (typ), 3A NMOS synchronous-rectifier switch deliver continuous load currents up to 3A from a 5V supply with $95 \%$ typical efficiency. Output accuracy is $\pm 1 \%$, including line and load regulation. The MAX1623 features constant-off-time, current-mode pulse-width-modulation (PWM) control with switching frequencies as high as 350 kHz . An external resistor at the TOFF pin sets the off-time, allowing optimum design flexibility in terms of switching frequency, output switching noise, and inductor size. This device is available in a space-saving 20-pin SSOP package.


## Applications

5V to 3.3V Conversion
Notebook Computer CPU I/O Supply
Desktop Computer Bus-Termination Supply
CPU Daughter Card Supply
DSP Supply

Typical Operating Circuit


Idle Mode is a trademark of Maxim Integrated Products.

Features

- $\pm 1 \%$ Output Accuracy, Including Line and Load Regulation
- 94\% Efficiency
- Internal Switches

55m $\Omega$ PMOS Power Switch
60m $\Omega$ NMOS Synchronous-Rectifier Switch

- Guaranteed 3A Load Capability
- Minimal External Components
- Pin-Selectable Fixed 3.3V, 2.5V, or Adjustable (1.1V to 3.8V) Output Voltage
-4.5V to 5.5V Input Voltage Range
- 400 1 A (typ) Supply Current
- <1 $\mu \mathrm{A}$ Shutdown Supply Current
- Constant-Off-Time PWM Operation
- Switching Frequencies Up to 350kHz
- Idle Mode ${ }^{\text {TM }}$ Operation at Light Loads
- Thermal Shutdown Protection
- Available in 20-Pin SSOP

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX1623EAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP |

Pin Configuration

TOP VIEW


For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches

## ABSOLUTE MAXIMUM RATINGS

IN to PGND 0 V to 6 V
$V_{C C}$ to GND - -0.3 V to 6 V
PGND to GND. ..$\pm 0.5 \mathrm{~V}$
IN to VCc .$\pm 0.5 \mathrm{~V}$
LX Current (Note 1). ..$\pm 5.5 \mathrm{~A}$
$\overline{\text { SHDN }}$ to GND
0.3 V to 6 V
REF, FBSEL, COMP, FB, TOFF to GND .....-0.3V to (VCC +0.3 V )

Note 1: LX has internal clamp diodes to PGND and IN. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(VIN $=\mathrm{VCC}=5 \mathrm{~V}$, FBSEL unconnected, RTOFF $=110 \mathrm{k} \Omega, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


## 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\right.$, FBSEL unconnected, RTOFF $=110 \mathrm{k} \Omega, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5} 5^{\circ} \mathbf{C}$, unless otherwise noted. $)($ Note 4)

| PARAMETER | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range |  |  | 4.5 | 5.5 | V |
| Output Voltage | $\begin{aligned} & \mathrm{V} \text { IN }=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \text {, } \\ & \text { ILOAD }=0 \text { to } 3 \mathrm{~A} \end{aligned}$ | FBSEL = unconnected | 3.234 | 3.366 | V |
|  |  | FBSEL = VCC | 2.450 | 2.550 |  |
|  |  | FBSEL = GND or REF | 1.075 | 1.110 |  |
| Output Adjustment Range | FBSEL = GND or REF (Note 2) |  | VREF | 3.8 | V |
| Reference Output Voltage | IREF $=0$ |  | 1.075 | 1.110 | V |
| Current-Limit Threshold |  |  | 3.5 | 4.75 | A |
| PMOS Switch On-Resistance | V IN $=4.5 \mathrm{~V}$ |  |  | 0.1 | $\Omega$ |
| NMOS Switch On-Resistance | V IN $=4.5 \mathrm{~V}$ |  |  | 0.1 | $\Omega$ |
| No-Load Supply Current | Does not include switching losses |  |  | 600 | $\mu \mathrm{A}$ |
| Shutdown Supply Current | $\overline{\text { SHDN }}=$ GND |  |  | 10 | $\mu \mathrm{A}$ |
| LX Leakage Current | $\mathrm{V} \mathrm{IN}=5.5 \mathrm{~V}, \mathrm{~V} \mathrm{LX}=5.5 \mathrm{~V}$ or 0 |  | -20 | 20 | $\mu \mathrm{A}$ |
| Undervoltage Lockout Threshold | VCC falling, 100mV hysteresis |  | 4.0 | 4.3 | V |
| FB Input Bias Current | FBSEL = GND, adjustable output mode, $\mathrm{V}_{\text {FB }}=1.2 \mathrm{~V}$ |  | -50 | 50 | nA |
| Off-Time Adjustment Range |  |  | 0.55 | 4 | $\mu \mathrm{s}$ |
| Off-Time Default Period |  |  | 0.85 | 1.25 | $\mu \mathrm{s}$ |
| $\overline{\text { SHDN }}$ Input Current | $\overline{\text { SHDN }}=$ GND or Vc |  | -1 | 1 | $\mu \mathrm{A}$ |
| $\overline{\text { SHDN }}$ Input Low Voltage |  |  |  | 0.8 | V |
| $\overline{\text { SHDN }}$ Input High Voltage |  |  | 2.2 |  | V |

Note 2: Guaranteed by design, not production tested.
Note 3: Idle Mode threshold is defined as the transition point in the load-current range between Idle Mode and constant-off-time operation.
Note 4: Specifications to $-40^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.

## 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches

(Circuit of Figure 2, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches

## Typical Operating Characteristics (continued)

(Circuit of Figure 2, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=3 \mathrm{~A}$,
WAVEFORM AVERAGED
A: $V_{\text {Out }}, 2 \mathrm{~V} / \mathrm{div}$
B: $\mathrm{I}_{\mathrm{N}, 1 \mathrm{~A} / \mathrm{div}}$
C: VSHDN, 5V/div

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=2 \mathrm{~A}$, WAVEFORM AVERAGED
A: Vout, 2V/div
B: $I_{\mathrm{N}, 1 \mathrm{~A} / \mathrm{div}}$
C: V $\overline{\text { SHDN }}, 5 \mathrm{~V} /$ div


# 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches 

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{gathered} 1,3,5 \\ 16,18,20 \end{gathered}$ | LX | Connection to the internal power switches. |
| 2, 4, 6 | IN | Power Input. Internally connected to the PMOS switch source. Connect to 5V. |
| 7 | $\overline{\text { SHDN }}$ | Active-Low Shutdown Input. Connect to VCC for normal operation. |
| 8 | FBSEL | Feedback Select Input. See Table 1. |
| 9 | TOFF | Off-Time Select Input. Connect a resistor from TOFF to GND to adjust the switch off-time, and therefore the frequency: toff $=\frac{\mathrm{R}_{\text {toff }}}{110 \mathrm{k} \Omega}(\mu \mathrm{s})$. See the Typical Operating Characteristics. |
| 10 | FB | Feedback input for both fixed-output and adjustable operating modes. Connect to the output directly for fixed-voltage operation or to a resistor-divider for adjustable operating modes. |
| 11 | GND | Analog Ground |
| 12 | REF | Reference Output. Bypass with a minimum $0.1 \mu \mathrm{~F}$ capacitor to GND. See the Internal Reference section. |
| 13 | COMP | Integrator Capacitor Connection. Connect a 470pF (470pF to 2000pF range) capacitor to GND to set the typical integration time-constant. See the Integrator Amplifier section. |
| 14 | VCC | Analog Supply-Voltage Input. Supplies internal analog circuitry. Connect to 5V. Bypass VCc with $10 \Omega$ and $4.7 \mu \mathrm{~F}$ (Figure 2). |
| 15, 17, 19 | PGND | Power Ground. Internally connected to the NMOS synchronous rectifier source. |

## General Description

The MAX1623 current-mode, PWM, DC-DC regulator is designed for 5 V -input step-down applications. It features a $55 \mathrm{~m} \Omega$ (typ) PMOS switch and a $60 \mathrm{~m} \Omega$ (typ) NMOS synchronous-rectifier switch. Simple constant-offtime control allows switching frequencies up to 350 kHz . Adjust the off-time with an external resistor RToff to optimize performance trade-offs among efficiency, component size, output switching noise, and cost. Idle Mode operation enhances light-load efficiency by switching to a pulse-skipping mode that reduces transition and gatecharge losses. The power-switching circuit consists of the IC and an LC output filter. The output voltage is the average of the AC voltage at the switching node (LX). The MAX1623 regulates the output voltage by changing the PMOS switch on-time relative to the constant offtime, thereby adjusting the duty cycle.
The MAX1623 contains six major circuit blocks (Figure 1): a PWM comparator, a current-sense circuit, a PWM logic block, an internal feedback mux, an off-time control block, and a 1.1V precision reference. The input supply directly powers the internal blocks.

## Modes of Operation

The load current determines the mode of operation: Idle Mode (load currents less than 0.625A) or PWM mode for inductor currents of 1.25A (which corresponds to load currents greater than 0.625 A ). The PWM current limit is continuously adjusted by the PWM comparator and can vary from OA to the maximum current limit (4A). If the inductor current falls below the Idle Mode threshold (1.25A), skip mode takes over. Whenever the P-channel switch turns on, it stays on until the sensed current reaches the active current limit. The PWM current limit automatically adjusts with the PMOS switch duty cycle required to generate the desired output voltage. When the active current limit is met, the PMOS switch turns off for the programmed minimum off-time, and the N -channel synchronous rectifier turns on. The synchronous rectifier stays on until the P-channel switch turns back on or until the inductor current reaches zero. At the end of the off-time, the Pchannel switch turns on again if the output voltage indicates that energy is required at the output.

# 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches 



Figure 1. Functional Diagram

## Idle Mode

At light loads, the device goes into skip mode (because the load current is below the skip threshold), and Idle Mode operation (1.25A current limit) begins. This allows both switches to remain off at the end of the off-time, skipping cycles to reduce switching losses. At lighter loads, the inductor current is discontinuous because the inductor current reaches zero. In Idle Mode, the operating frequency varies with output load current. There is no major shift in circuit behavior as the PWM limit falls below the skip limit. The effective offtime simply increases, resulting in a seamless transition between PWM mode and Idle Mode.

PWM Mode
PWM operation occurs whenever the load current is greater than the skip threshold. In this mode, the PWM comparator adjusts the current limit to the desired output current, so that the P-channel turns on at the end of each off-time.
Three signals are resistively summed at the input of the PWM comparator (Figure 1): an output voltage error signal relative to the reference voltage, an integrated output voltage error correction signal, and the sensed

PMOS switch current. The integrated error signal is provided by a transconductance amplifier with an external capacitor at the COMP pin. This integrator provides high DC accuracy without the need for a highgain error amplifier. Connecting a capacitor at COMP modifies the overall loop response (see the Integrator Comparator section).

Setting the Output Voltage
There are two preset output voltages (2.525V and 3.33 V ), or the output voltage can be adjusted from the reference voltage (nominally 1.1 V ) up to 3.8 V . For a preset output voltage (Figure 2), connect FB to the output voltage, and connect FBSEL to VCC (2.525V output) or leave it unconnected (3.33V output). For an adjustable output, connect FBSEL to GND or REF, and connect $F B$ to the midpoint of a resistor divider between the output voltage and ground (Figure 3). Regulation is maintained when $V_{F B}$ equals $V_{\text {REF }}$. Select R 1 in the $10 \mathrm{k} \Omega$ to $500 \mathrm{k} \Omega$ range. R 2 is given by:

$$
\mathrm{R} 2=(\mathrm{R} 1)\left(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\mathrm{REF}}-1\right)
$$

where VREF is typically 1.1 V .

# 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches 



Figure 2. Standard 3.3V/3A Application Circuit

## Setting the AC Loop Gain

The internal integrator amplifier effectively eliminates any long-term error within the time constant set by the Gm of the transconductance amplifier and the capacitor connected to COMP. However, there remains a short-term load-regulation error in response to load current changes. Proper FBSEL connection selects the relative level of current feedback to voltage feedback, which results in an AC load-regulation error of either $1 \%$ or $2 \%$ of the output voltage (Table 1). The $2 \%$ setting is automatically selected in preset output voltage mode (FBSEL connected to VCC or unconnected). This gain setting minimizes the size and cost of the output filter capacitor required. For extremely tight specifications that cannot tolerate $2 \%$ short-term errors, connect FBSEL to ground (adjustable mode) for $1 \%$ AC load regulation (see the Input and Output Filter Capacitors (C1, C2) section).

## Synchronous Rectification

Synchronous rectification improves efficiency by 3\% to $5 \%$ at heavy loads when compared to a conventional Schottky rectifier. To prevent cross-conduction or "shootthrough," the synchronous rectifier turns on following a short delay (dead time) after the P-channel power MOSFET turns off. In discontinuous (light-load) mode, the synchronous rectifier switch turns off as the inductor current approaches zero. The synchronous rectifier works under all operating conditions, including Idle Mode.

Table 1. Output Voltage Selection

| FBSEL PIN | AC LOAD <br> REGULATION (\%) | OUTPUT <br> VOLTAGE (V) |
| :---: | :---: | :---: |
| IN | 2 | 2.525 |
| Unconnected | 2 | 3.33 |
| GND | 1 | Adjustable |
| VREF | 2 | Adjustable |

Integrator Amplifier (COMP)
An internal transconductance amplifier fine tunes the output DC accuracy. The transconductance amplifier is compensated at COMP. A capacitor from COMP to ground determines the gain-bandwidth product and the overall loop response. This integrator effectively eliminates any long-term error within the time constant set by the Gm of the transconductance amplifier and the capacitor connected to COMP.
For stability, choose COMP as follows:

$$
\mathrm{C}_{\mathrm{COMP}} \geq \frac{\mathrm{G}_{\mathrm{m}} \times \mathrm{R}_{\mathrm{LOAD}} \times \mathrm{C}_{\mathrm{OUT}}}{4}
$$

where $G m=9.1 \mu \mathrm{~S}$.

## 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches



Figure 3. Adjustable Output Voltage

A high capacitor value maintains a constant average output voltage but slows the loop response to changes in output voltage. A low capacitor value speeds up the loop response to changes in output voltage. Choose the capacitor value that results in optimal performance.

## Current Limiting

The current-sense circuit enables when the PMOS power switch is on. This circuit's corresponding output voltage feeds three separate comparators: the skip current comparator (1.25A), the maximum current comparator (4.15A), and the PWM current comparator (see the Modes of Operation section).

## Oscillator Frequency and Programming the Off-Time

The MAX1623 features a programmable off-time that is set by RTOFF connected from TOFF to GND. Connecting a $110 \mathrm{k} \Omega$ resistor from TOFF to GND achieves a $1 \mu \mathrm{~s}$ (nominal) off-time. The off-time is inversely proportional to RTOFF according to the formula:

$$
\text { toFF = RTOFF / 110k ( } \mu \mathrm{s} \text { ) }
$$

toff is adjustable between $0.5 \mu$ s to $4 \mu$ s (see the Typical Operating Characteristics). To set the switching frequency when the inductor operates in continuousconduction mode, the off-time has to be set to:

$$
t_{\text {OFF }}=\frac{V_{1}-V_{O}-V_{P C H}}{f\left(V_{1}-V_{P C H}+V_{N C H}\right)}
$$

where:
tOFF $=$ the programmed off-time
$\mathrm{V}_{\mathrm{I}}=$ input voltage
$\mathrm{V}_{\mathrm{O}}=$ output voltage


## Internal Reference

The 1.10 V internal reference (available at REF) is accurate to $\pm 1.5 \%$ over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating range, making it useful as a precision system reference. Bypass the reference to ground with a minimum $0.1 \mu \mathrm{~F}$ ceramic capacitor. For low noise and jitter performance, use a $0.47 \mu F$ ceramic capacitor. The reference can supply up to $10 \mu \mathrm{~A}$ for external loads. However, if tight accuracy specifications for either reference or the main output are essential, avoid reference loads in excess of $5 \mu \mathrm{~A}$. Loading the reference reduces the main output voltage slightly, according to the reference-voltage load-regulation error.

## Start-Up

To prevent the MAX1623 from false output regulation, the internal PMOS and NMOS switches will not switch on until all of the following conditions are true: the supply voltage is above the undervoltage lockout threshold, $\overline{\text { SHDN }}$ is pulled high, the internal reference voltage is at $75 \%$ of its nominal (1.1V) value, and the die temperature is below $+145^{\circ} \mathrm{C}$. When the above conditions are satisfied, the MAX1623 will regulate the output voltage to the selected level. The MAX1623 typically starts up in 1 ms for full output load.

## Thermal Shutdown and Overload Conditions

Thermal overload protection limits the MAX1623's total power dissipation. When the junction temperature reaches $T_{j}=+145^{\circ} \mathrm{C}$, the device turns off, allowing it to cool down. Switching resumes after the IC's junction temperature decreases by $20^{\circ} \mathrm{C}$. If the thermal overload condition persists, the output pulses on and off.
Thermal overload protection is designed to protect the MAX1623 during fault conditions, such as an output short circuit.

Thermal Resistance
Junction to ambient thermal resistance ( $\theta \mathrm{JA}$ ) strongly depends on the amount of copper area immediately surrounding the IC's leads. The MAX1623 evaluation kit has $0.8 \mathrm{in}^{2}$ of copper area. $\theta \mathrm{JA}$ on this board was measured to have $45^{\circ} \mathrm{C} / \mathrm{W}$ of thermal resistance with no air

# 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches 

flow. A copper area of $0.4 \mathrm{in}^{2}$ showed thermal resistance of $60^{\circ} \mathrm{C} / \mathrm{W}$.
Airflow over the IC can significantly reduce $\theta$ JA.

## Power Dissipation

The MAX1623's power dissipation consists mostly of conduction losses in the two internal power switches. Power dissipation due to supply current in the control section and average current used to charge and discharge the gate capacitance of the two power switches is less than 30 mW at 300 kHz . This number is reduced when switching frequency is reduced as the part enters Idle Mode.
Combined conduction loss in the two power switches is calculated by:

$$
P D=I_{L O A D}{ }^{2}(\mathrm{RON})
$$

where $\mathrm{RON}=100 \mathrm{~m} \Omega$ (max).
The $\theta$ JA required to deliver this amount of power is calculated by:

$$
\theta J A=(T J(M A X)-T A(M A X)) / P D
$$

where:
$T J(M A X)=$ maximum allowed junction temperature
$T_{A}(M A X)=$ maximum ambient temperature expected

## Applications Information

## Inductor L1

The inductor value can be adjusted to optimize the design for size, cost, and efficiency. Three key inductor parameters must be specified: inductance value (L), peak current (IPEAK), and DC resistance (RDC). The following equation includes a constant, denoted as LIR, which is the ratio of inductor peak-to-peak AC current to DC load current. A higher value of LIR allows smaller inductance, but results in higher losses and ripple. A good compromise between size and losses is found at a $30 \%$ ripple current to load current ratio (LIR $=0.3$ ), which corresponds to a peak inductor current 1.15 times the DC load current:

$$
L=\frac{V_{\text {OUT }}\left(\mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}-\mathrm{V}_{\mathrm{OUT}}\right)}{\mathrm{V}_{\text {IN }}(\mathrm{MAX}) \times \mathrm{f} \times(\mathrm{I} \text { OUT })(\mathrm{LIR})}
$$

where:
$\mathrm{f}=$ switching frequency
IOUT = maximum DC load current
LIR = ratio of $A C$ to DC inductor current, typically 0.3

Table 2. Suggested Values $(\mathrm{VIN}=5 \mathrm{~V}$, $\mathrm{lO}=3 \mathrm{~A}, \mathrm{f}=300 \mathrm{kHz}$ )

| VouT <br> $\mathbf{( V )}$ | TOFF <br> $\mathbf{( \mu s )}$ | RTOFF <br> $\mathbf{( k \Omega )}$ | $\mathbf{L}$ <br> $\mathbf{( \boldsymbol { H } )}$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 1.10 | 120 | 4.7 |
| 2.5 | 1.67 | 180 | 4.7 |
| 1.8 | 2.16 | 240 | 4.7 |
| 1.5 | 2.38 | 260 | 3.9 |
| 1.1 | 2.68 | 280 | 3.3 |

The peak inductor current at full load is $1.15 \times$ IOUT if the above equation is used; otherwise, the peak current can be calculated by:

$$
I_{\text {PEAK }}=I_{\text {OUT }}+\frac{V_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}(\mathrm{MAX})-\mathrm{V}_{\text {OUT }}\right)}{\left.2 \times f \times \mathrm{L} \times \mathrm{V}_{\text {IN(MAX }}\right)}
$$

The inductor's DC resistance is a key parameter for efficiency and must be minimized, preferably to less than $25 \mathrm{~m} \Omega$ at IOUT $=3 \mathrm{~A}$. To reduce EMI, use a shielded inductor.

Input and Output Filter Capacitors (C1, C2)
Use a low-ESR input capacitor according to the input ripple-current requirements and voltage rating.

$$
I_{\text {RIPPLE }}=I_{\text {LOAD }}\left(\sqrt{\frac{V_{\text {OUT }}\left(\mathrm{V}_{I N}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{V}_{\text {IN }}}}\right)
$$

In addition to C1, place a $10 \mu \mathrm{~F}$ ceramic bypass capacitor from the power input (pin 2, 4, 6) to power ground (pin $15,17,19$ ) within 5 mm of the IC.
The output filter capacitor determines the output voltage ripple and output load-transient response, as well as the loop's stability.
The output ripple in continuous-conduction mode is:

$$
\mathrm{V}_{\mathrm{OUT}(\mathrm{RPL})}=\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})} \times \operatorname{LIR}\left(\mathrm{ESR}_{\mathrm{C} 2}+\frac{1}{2 \pi \times \mathrm{f} \times \mathrm{C} 2}\right)
$$

where $f$ is the switching frequency.

## 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches

## Loop Stability

Stable operation requires the right output filter capacitor. When choosing the output capacitor, ensure the following conditions are met:

$$
\mathrm{C}_{2} \geq 80 \times \mathrm{t}_{\mathrm{OFF}} \times \frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{~V}_{\mathrm{OUT}}}
$$

and

$$
10 \mathrm{~m} \Omega \leq \operatorname{RESR}
$$

## Circuit Layout and Grounding

Good layout is necessary to achieve the intended output power level, high efficiency, and low noise. Good layout includes the use of a ground plane, appropriate component placement, and correct routing of traces using appropriate trace widths. For heatsinking purposes, copper area connected at the IC should be evenly distributed among the high-current pins.

1) Minimize high-current ground loops. Connect the input capacitor's ground, output capacitor's ground, and IC PGND together.
2) A ground plane is essential for optimum performance. In most applications, the circuit will be located on a multilayer board, and full use of the four or more copper layers is recommended. Use the top and bottom layers for interconnections and the inner layers for an uninterrupted ground plane.
3) Place the LX node components as close together as possible. This reduces resistive and switching losses and confines noise due to ground inductance.
4) Connect the input filter capacitor less than 10 mm away from IN . The connecting copper trace carries large currents and must be at least 2 mm wide, preferably 5 mm .
5) Connect GND directly to PGND at only one point near the IC.

Chip Information
TRANSISTOR COUNT: 1220

## 3A, Low-Voltage, Step-Down Regulator with Synchronous Rectification and Internal Switches

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time

