# 1.5 MHz, 600 mA Step-Down **DC-DC Converter**

# High-Efficiency, Low Ripple, Adjustable **Output Voltage**

The NCP1521B step-down DC-DC converter is a monolithic integrated circuit optimized for portable applications powered from one cell Li-Ion or three cell Alkaline/NiCd/NiMH batteries. The part, available in adjustable output voltage versions ranging from 0.9 V to 3.9 V, is able to deliver up to 600 mA. It uses synchronous rectification to increase efficiency and reduce external part count. The device also has a built-in 1.5 MHz (nominal) oscillator which reduces component size by allowing smaller inductors and capacitors. Automatic switching PWM/PFM mode offers improved system efficiency.

Additional features include integrated soft-start, cycle-by-cycle current limiting and thermal shutdown protection. The NCP1521B is available in a space saving, low profile TSOP5 and UDFN6 packages.

# Features

- Up to 96% Efficiency
- Best-In-Class Ripple, including PFM Mode
- Sources up to 600 mA
- 1.5 MHz Switching Frequency
- Adjustable Output Voltage from 0.9 V to 3.9 V
- Synchronous Rectification for Higher Efficiency
- 2.7 V to 5.5 V Input Voltage Range
- Low Quiescent Current
- Shutdown Current Consumption of 0.3 μA
- Thermal Limit Protection
- Short Circuit Protection
- All Pins are Fully ESD Protected
- This is a Pb-Free Device

# **Typical Applications**

- Cellular Phones, Smart Phones and PDAs
- Digital Still/Video Cameras
- MP3 Players and Portable Audio Systems

VIN

GND 2

ΕN 3

Figure 1. Typical Application – TSOP–5

LX 5

FB 4 COUT

R2

- Wireless and DSL Modems
- Portable Equipment


OFF ON

• USB Powered Devices



# **ON Semiconductor®**

http://onsemi.com



= Specific Device Code


Μ

(Note: Microdot may be in either location)

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP1521BSNT1G	TSOP-5 (Pb-Free)	3000/Tape & Reel
NCP1521BMUTBG	UDFN6 (Pb-Free)	3000/Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




© Semiconductor Components Industries, LLC, 2010

<sup>=</sup> Date Code

<sup>=</sup> Pb-Free Package







# **PIN FUNCTION DESCRIPTION**

Pin No. TSOP5	Pin No. UDFN6	Pin Name	Туре	Description
1	3	VIN	Analog / Power Input	Power supply input for the PFET power stage, analog and digital blocks. The pin must be decoupled to ground by a 4.7 $\mu\text{F}$ ceramic capacitor.
2	2, 4	GND	Analog / Power Ground	This pin is the GND reference for the NFET power stage and the analog sec- tion of the IC. The pin must be connected to the system ground.
3	1	EN	Digital Input	Enable for switching regulators. This pin is active HIGH and is turned off by logic LOW on this pin. Do not let this pin float.
4	6	FB	Analog Input	Feedback voltage from the output of the power supply. This is the input to the error amplifier.
5	5	LX	Analog Output	Connection from power MOSFETs to the Inductor.

# **PIN CONNECTIONS**





Figure 5. Pin Connections – TSOP5



# Figure 6. Pin Connections - UDFN6

#### MAXIMUM RATINGS

Rating		Symbol	Value	Unit
Minimum Voltage All Pins		V <sub>min</sub>	-0.3	V
Maximum Voltage All Pins (Note 2)		V <sub>max</sub>	7.0	V
Maximum Voltage EN, FB, LX		V <sub>max</sub>	VIN + 0.3	V
Thermal Resistance, Junction -to-Air (with Recommended Soldering Footprint)	TSOP5 UDFN6	$R_{ hetaJA}$	300 260	°C/W
Operating Ambient Temperature Range		T <sub>A</sub>	-40 to 85	°C
Storage Temperature Range		T <sub>stg</sub>	-55 to 150	°C
Junction Operating Temperature		Tj	-40 to 125	°C
Latch-up Current Maximum Rating ( $T_A = 85^{\circ}C$ ) (Note 4)		Lu	±100	mA
ESD Withstand Voltage (Note 3) Human Body Model Machine Model		V <sub>esd</sub>	2.0 200	kV V
Moisture Sensitivity Level (Note 5)		MSL	1	per IPC

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at T<sub>A</sub> = 25°C.

2. According to JEDEC standard JESD22-A108B.

- This device series contains ESD protection and exceeds the following tests:
- Human Body Model (HBM) per JEDEC standard: JESD22-A114.
- Machine Model (MM) per JEDEC standard: JESD22–A115. 4. Latchup current maximum rating per JEDEC standard: JESD78.
- 5. JEDEC Standard: J-STD-020A.


<b>ELECTRICAL CHARACTERISTICS</b> (Typical values are referenced to $T_A = +25^{\circ}C$ , Min and Max values are referenced $-40^{\circ}C$ to $+85^{\circ}C$
ambient temperature, unless otherwise noted, operating conditions $V_{IN}$ = 3.6 V, $V_{OUT}$ = 1.2 V, unless otherwise noted.)


	Pin						
Rating	TSOP	UDFN	Symbol	Min	Тур	Max	Unit
VIN PIN							
Input Voltage Range	1	3	V <sub>IN</sub>	2.7	-	5.5	V
Quiescent Current, PFM No Switching	1	3	I <sub>q ON</sub>	-	30	45	μΑ
Standby Current, EN Low	1	3	I <sub>q OFF</sub>	-	0.2	1.5	μA
Undervoltage Lockout (V <sub>IN</sub> Falling)	1	3	V <sub>UVLO</sub>	2.2	2.4	2.55	V
EN PIN							
Positive going Input High Voltage Threshold, EN0 Signal	3	1	VIH	1.2	-	-	V
Negative going Input High Voltage Threshold, EN0 Signal	3	1	V <sub>IL</sub>	-	-	0.4	V
EN High Input Current, EN = 3.6 V	3	1	I <sub>ENH</sub>	_	2.0	_	μA
ОИТРИТ			II				
Output Voltage Accuracy (Note 6) Ambient Temperature Overtemperature Range			V <sub>OUT</sub>	_ _3.0	± 1.0 ± 2.0	_ 3.0	%
Feedback Voltage Threshold	4	6	V <sub>FB</sub>	_	0.6	_	V
Minimum Output Voltage			V <sub>OUT</sub>	_	0.9	_	V
Maximum Output Voltage			V <sub>OUT</sub>	-	3.3	-	V
Maximum Output Voltage for USB or 5 V Rail Powered Applications Vin from 4.3 V to 5.5 V (Note 7)			V <sub>OUT</sub>	-	3.9	-	V
Output Voltage load regulation Overtemperature I <sub>OUT</sub> = 100 mA to 600 mA			V <sub>OUT</sub>	-	0.0005	-	%/m
Load Transient Response, Rise/Falltime 1 μs 10 mA to 100 mA Load Step 200 mA to 600 mA Load Step			V <sub>OUT</sub>	-	35 80		mν
Output Voltage Line Regulation, $I_{OUT}$ = 100 mA, $V_{\rm IN}$ = 2.7 V to 5.5 V			V <sub>OUT</sub>	_	0.05	_	%
Line Transient Response, I <sub>OUT</sub> = 100 mA, 3.6 V to 3.0 V Line Step (Falltime=50 μs)			V <sub>OUT</sub>	-	6	-	mV <sub>F</sub>
Output Voltage Ripple, I <sub>OUT</sub> = 300 mA (PWM Mode)			V <sub>OUT</sub>	-	2.0	-	m∨
Output Voltage Ripple, I <sub>OUT</sub> = 0 mA (PFM Mode)			V <sub>OUT</sub>	-	8.0	-	m۷
Peak Inductor Current	5	5	I <sub>LIM</sub>	-	1200	-	mA
Oscillator Frequency	5	5	F <sub>OSC</sub>	1.3	1.5	1.8	MH
Duty Cycle	5	5	-	-	-	100	%
Soft-Start Time			T <sub>START</sub>	-	320	500	μs
Thermal Shutdown Threshold			T <sub>SD</sub>	-	160	-	°C
Thermal Shutdown Hysteresis			T <sub>SDH</sub>	-	25	-	°C
POWER SWITCHES	·		· ·				
P-Channel On-Resistance			RLxH	-	400	-	mΩ
N-Channel On-Resistance	1		RLxL	-	400	-	mΩ
P-Channel Leakage Current	1		I <sub>LeakH</sub>	-	0.05	-	μA
N-Channel Leakage Current			I <sub>LeakL</sub>	-	0.01	-	μA

The overall output voltage tolerance depends upon the accuracy of the external resistor (R1, R2).
Functionality guaranteed per design and characterization, see chapter "USB or 5 V Rail Powered Applications".

# TABLE OF GRAPHS

	Typical Characteristics for Step-do	Figure	
I <sub>STB</sub>	Standby Current	vs. Input Voltage	7
۱ <sub>q</sub>	Quiescent Current, PFM No Switching	vs. Input Voltage	8
V <sub>OUT</sub>	Output Voltage Accuracy	vs. Temperature	9 and 10
Eff	Efficiency	vs. Output Current	11, 12, 13 and 29
Freq	Switching Frequency	vs. Input Voltage	14
V <sub>OUT</sub>	Soft-Start	vs. Time	15
V <sub>OUT</sub>	Short Circuit Protection	vs. Time	16
V <sub>OUT</sub>	Line Regulation	vs. Input Voltage	17 and 18
V <sub>OUT</sub>	Line Transient	vs. Time	19 and 20
V <sub>OUT</sub>	Load Regulation	vs. Output Current	21, 22 and 30
V <sub>OUT</sub>	Load Transient	vs. Time	23, 24, 25 and 26








Figure 19. 3.0 V to 3.6 V Line Transient (Risetime = 50  $\mu$ s, V<sub>OUT</sub> = 1.2 V, I<sub>OUT</sub> = 100 mA, T<sub>A</sub> = 25°C)

Figure 20. 3.6 V to 3.0 V Line Transient (Risetime = 50  $\mu$ s, V<sub>OUT</sub> = 1.2 V, I<sub>OUT</sub> = 100 mA, T<sub>A</sub> = 25°C)





Figure 23. 10 mA to 100 mA Load Transient (V<sub>IN</sub> = 3.6 V, V<sub>OUT</sub> = 1.2 V, T<sub>A</sub> = 25°C)








Figure 24. 100 mA to 10 mA Load Transient ( $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 1.2 V,  $T_A$  = 25°C)





#### OPERATION DESCRIPTION

### Overview

The NCP1521B uses a constant frequency, current mode step-down architecture. Both the main (P-Channel MOSFET) and synchronous (N-Channel MOSFET) switches are internal.


It delivers a constant voltage from either a single Li–Ion or three cell NiMH/NiCd battery to portable devices such as cell phones and PDA. The output voltage is set by an external resistor divider. The NCP1521B sources at least 600 mA, depending on external components chosen.

The NCP1521B works with two modes of operation; PWM/PFM depending on the current required. In PWM mode, the device can supply voltage with a tolerance of  $\pm 3\%$  and 90% efficiency or better. Lighter load currents cause the device to automatically switch into PFM mode for reduced current consumption and extended battery life.

Additional features include soft-start, undervoltage protection, current overload protection, and thermal shutdown protection. As shown in Figure 1, only six external components are required. The part uses an internal reference voltage of 0.6 V. It is recommended to keep the part in shutdown mode until the input voltage is 2.7 V or higher.


#### **PWM Operating Mode**


In this mode, the output voltage of the NCP1521B is regulated by modulating the on-time pulse width of the main switch Q1 at a fixed frequency of 1.5 MHz. The switching of the PMOS Q1 is controlled by a flip-flop driven by the internal oscillator and a comparator that compares the error signal from an error amplifier with the sum of the sensed current signal and compensation ramp. This driver switches ON and OFF the upper side transistor (Q1) and switches the lower side transistor (Q2) in either ON state or in current source mode. At the beginning of each cycle, the main switch Q1 is turned ON while Q2 is in its current source mode by the rising edge of the internal oscillator clock. The inductor current ramps up until the sum of the current sense signal and compensation ramp becomes higher than the error voltage amplifier. Once this has occurred, the PWM comparator resets the flip-flop, Q1 is turned OFF and the synchronous switch Q2 is turned in its ON state. Q2 replaces the external Schottky diode to reduce the conduction loss and improve the efficiency. To avoid overall power loss, a certain amount of dead time is introduced to ensure Q1 is completely turned OFF before Q2 is being turned ON.



#### PFM Operating Mode

Under light load conditions, the NCP1521B enters in low current PFM mode operation to reduce power consumption. The output regulation is implemented by pulse frequency modulation. If the output voltage drops below the threshold of PFM comparator, a new cycle will be initiated by the PFM comparator to turn on the switch Q1. Q1 remains ON during the minimum on time of the structure while Q2 is in its current source mode. The peak inductor current depends upon the drop between input and output voltage. After a short dead time delay where Q1 is switched OFF, Q2 is turned in its ON state. The negative current detector will detect when the inductor current drops below zero and sends the signal to turn Q2 to current source mode to prevent a too large deregulation of the output voltage. When the output voltage falls below the threshold of the PFM comparator, a new cycle starts immediately.





# Cycle-by-Cycle Current Limitation

From the block diagram (Figure 4), an  $I_{LIM}$  comparator is used to realize cycle–by–cycle current limit protection. The comparator compares the LX pin voltage with the reference voltage, which is biased by a constant current. If the inductor current reaches the limit, the  $I_{LIM}$  comparator detects the LX voltage falling below the reference voltage and releases the signal to turn off the switch Q1. The cycle–by–cycle current limit is set at 1200 mA (nom).

#### **Short Circuit Protection**

When the output is shorted to ground, the device limits the inductor current. The duty-cycle is minimum and the consumption on the input line is 300 mA (Typ). When the short circuit condition is removed, the device returns to the normal mode of operation.

#### Soft-Start

The NCP1521B uses soft–start (300  $\mu$ s Typ) to limit the inrush current when the device is initially enabled. Soft–start is implemented by gradually increasing the reference voltage until it reaches the full reference voltage. During startup, a pulsed current source charges the internal soft–start capacitor to provide gradually increasing reference voltage. When the voltage across the capacitor ramps up to the nominal reference voltage, the pulsed current source will be switched off and the reference voltage will switch to the regular reference voltage.

#### Shutdown Mode

Forcing this pin to a voltage below 0.4 V will shut down the IC. In shutdown mode, the internal reference, oscillator and most of the control circuitries are turned off. Therefore, the typical current consumption will be 0.3  $\mu$ A (typical value). Applying a voltage above 1.2 V to EN pin will enable the device for normal operation. The typical threshold is around 0.7 V. The device will go through soft–start to normal operation.

### **Thermal Shutdown**

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. If the junction temperature exceeds 160°C, the device shuts down. In this mode switch Q1 and Q2 and the control circuits are all turned off. The device restarts in soft-start after the temperature drops below 135°C. This feature is provided to prevent catastrophic failures from accidental device overheating, and it is not intended as a substitute for proper heatsinking.

# Low Dropout Operation


The NCP1521B offers a low input to output voltage difference. The NCP1521B can operate at 100% duty cycle. In this mode the PMOS (Q1) remains completely on.

The minimum input voltage to maintain regulation can be calculated as:

- V<sub>OUT</sub>: Output Voltage (Volts)
- IOUT: Max Output Current
- R<sub>DS(on)</sub>: P-Channel Switch R<sub>DS(on)</sub>
- R<sub>INDUCTOR</sub>: Inductor Resistance (DCR)

#### **USB or 5 V Rail Powered Applications**

For USB or 5 V rail powered applications, NCP1521B is able to supply voltages up to 3.9 V, 600 mA, operating in PWM mode only, with high efficiency (Figure 29), low output voltage ripple and good load regulation results over all current range (Figure 30).



# APPLICATION INFORMATION

#### **Output Voltage Selection**

The output voltage is programmed through an external resistor divider connected from  $V_{OUT}$  to FB then to GND. For low power consumption and noise immunity, the resistor from FB to GND (R2) should be in the [100 k-600 k] range. If R2 is 200 k given the  $V_{FB}$  is 0.6 V, the current through the divider will be 3.0  $\mu$ A.

The formula below gives the value of  $V_{\text{OUT}}$ , given the desired R1 and the R1 value:

$$VOUT = VFB \times (1 + \frac{R1}{R2})$$
 (eq. 2)

- V<sub>OUT</sub>: Output Voltage (Volts)
- V<sub>FB</sub>: Feedback Voltage = 0.6 V
- R1: Feedback Resistor from V<sub>OUT</sub> to FB
- R2: Feedback Resistor from FB to GND

### **Input Capacitor Selection**

In PWM operating mode, the input current is pulsating with large switching noise. Using an input bypass capacitor can reduce the peak current transients drawn from the input supply source, thereby reducing switching noise significantly. The capacitance needed for the input bypass capacitor depends on the source impedance of the input supply.

The maximum RMS current occurs at 50% duty cycle with maximum output current, which is  $I_{out max}/2$ .

For NCP1521B, a low profile, low  $\overline{ESR}$  ceramic capacitor of 4.7  $\mu$ F should be used for most of the cases. For effective bypass results, the input capacitor should be placed as close as possible to the V<sub>IN</sub> pin.

Murata	GRM188R60J475KE
	GRM21BR71C475KA
Taiyo Yuden	JMK212BY475MG
TDK	C2012X5ROJ475KB
	C1632X5ROJ475KT

### Table 1. List of Input Capacitor

#### **Output L-C Filter Design Considerations**

The NCP1521B operates at 1.5 MHz frequency and uses current mode architecture. The correct selection of the output filter ensures good stability and fast transient response.

Due to the nature of the buck converter, the output L–C filter must be selected to work with internal compensation. For NCP1521B, the internal compensation is internally fixed and it is optimized for an output filter of L =  $2.2 \,\mu\text{H}$  and C<sub>OUT</sub> =  $10 \,\mu\text{F}$ .

The corner frequency is given by:

$$f_{C} = \frac{1}{2\pi\sqrt{L \times C_{OUT}}} = \frac{1}{2\pi\sqrt{2.2 \ \mu H \times 10 \ \mu F}} = 34 \ \text{kHz}$$
(eq. 3)

The device is intended to operate with inductance values between 1.0  $\mu$ H and maximum of 4.7  $\mu$ H.

If the corner frequency is moved, it is recommended to check the loop stability depending on the output ripple voltage accepted and output current required. For lower frequency, the stability will be increased; a larger output capacitor value could be chosen without critical effect on the system. On the other hand, a smaller capacitor value increases the corner frequency and it should be critical for the system stability. Take care to check the loop stability. The phase margin is usually higher than 45°.

#### Table 2. L–C Filter Example

Inductance (L)	Output Capacitor (C <sub>out</sub> )
1.0 μH	22 µF
2.2 μH	10 µF
4.7 μH	4.7 μF

#### Inductor Selection

The inductor parameters directly related to device performances are saturation current and DC resistance and inductance value. The inductor ripple current ( $\Delta I_L$ ) decreases with higher inductance:

$$\Delta I_{L} = \frac{V_{OUT}}{L \times f_{SW}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \qquad (eq. 4)$$

 $\Delta I_L$  peak to peak inductor ripple current

L inductor value

f<sub>SW</sub> switching frequency

The saturation current of the inductor should be rated higher than the maximum load current plus half the ripple current:

$$I_L(MAX) = I_O(MAX) + \frac{\Delta I_L}{2}$$
 (eq. 5)

 $\Delta I_{L(MAX)}$  Maximum inductor current

 $\Delta I_{O(MAX)}$  Maximum Output current

The inductor's resistance will factor into the overall efficiency of the converter. For best performances, the DC resistance should be less than  $0.3 \Omega$  for good efficiency.

# Table 3. LIST OF INDUCTOR

FDK	MIPW3226 Series		
TDK	VLF3010AT Series		
Taiyo Yuden	LQ CBL2012		
Coil craft	DO1605–T Series		
	LPO3010		

# **Output Capacitor Selection**

Selecting the proper output capacitor is based on the desired output ripple voltage. Ceramic capacitors with low ESR values will have the lowest output ripple voltage and are strongly recommended. The output capacitor requires either an X7R or X5R dielectric.

The output ripple voltage in PWM mode is given by:

$$\Delta V_{OUT} = \Delta I_L \times \left(\frac{1}{4 \times f_{SW} \times C_{OUT}} + ESR\right) \quad (eq. 6)$$

In PFM mode (at light load), the output voltage is regulated by pulse frequency modulation. The output voltage ripple is independent of the output capacitor value. It is set by the threshold of PFM comparator.

# Table 4. LIST OF OUTPUT CAPACITOR

Murata	GRM188R60J475KE	4.7 μF
	GRM21BR60J106ME19L	10 μF
	GRM188R60OJ106ME	10 μF
Taiyo Yuden	JMK212BY475MG	4.7 μF
	JMK212BJ106MG	10 μF
TDK	C2012X5ROJ475KB	4.7 μF
	C2012X5ROJ226M	22 μF
	C2012X5ROJ106K	10 μF


# Feed–Forward Capacitor Selection

The feed-forward capacitor sets the feedback loop response and is critical to obtain good loop stability.

Given that the compensation is internally fixed, a fixed 18 pF or higher ceramic capacitor is needed. Choose a small ceramic capacitor X7R or X5R or COG dielectric.

# PACKAGE DIMENSIONS

TSOP-5



T






NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. DIMENSIONS A AND B DO NOT INCLUDE
- 4.
- OF BASE MATERIAL. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY. 5.

	MILLIMETERS		
DIM	MIN	MAX	
Α	3.00	BSC	
В	1.50	BSC	
С	0.90	1.10	
D	0.25	0.50	
G	0.95 BSC		
Н	0.01	0.01 0.10	
J	0.10	0.26	
к	0.20	0.60	
L	1.25 1.55		
М	0 °	10 °	
s	2.50	3.00	


#### **SOLDERING FOOTPRINT\***




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


# PACKAGE DIMENSIONS

UDFN6 2x2, 0.65P CASE 517AB-01 ISSUE B





#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters, including "Typicals" must be validated for each customer applications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to rusport or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Phone: 421 33 790 2910

Phone: 81-3-5773-3850

Japan Customer Focus Center

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675-2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

# ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative