

LM2651 **1.5A High Efficiency Synchronous Switching Regulator General Description** Features

The LM2651 switching regulator provides high efficiency power conversion over a 100:1 load range (1.5A to 15mA). This feature makes the LM2651 an ideal fit in batterypowered applications that demand long battery life in both run and standby modes.

Synchronous rectification is used to achieve up to 97% efficiency. At light loads, the LM2651 enters a low power hysteretic or "sleep" mode to keep the efficiency high. In many applications, the efficiency still exceeds 80% at 15mA load. A shutdown pin is available to disable the LM2651 and reduce the supply current to less than 10µA.

The LM2651 contains a patented current sensing circuitry for current mode control. This feature eliminates the external current sensing resistor required by other current-mode DC-DC converters.

The LM2651 has a 300 kHz fixed frequency internal oscillator. The high oscillator frequency allows the use of extremely small, low profile components.


A programmable soft-start feature limits current surges from the input power supply at start up and provides a simple means of sequencing multiple power supplies.


Other protection features include input undervoltage lockout, current limiting, and thermal shutdown.

- Ultra high efficiency up to 97%
- High efficiency over a 1.5A to milliamperes load range
- 4V to 14V input voltage range
- 1.8V, 2.5V, 3.3V, or ADJ output voltage
- Internal MOSFET switch with low R_{DS(on)} of 75mΩ
- 300kHz fixed frequency internal oscillator
- 7µA shutdown current
- Patented current sensing for current mode control
- Input undervoltage lockout
- Adjustable soft-start
- Current limit and thermal shutdown
- 16-pin TSSOP package

Applications


- Personal digital assistants (PDAs)
- Computer peripherals
- Battery-powered devices
- Handheld scanners
- High efficiency 5V conversion





April 2005

Connection Diagram



Ordering Information

	Part N			
V _{OUT}	Supplied as 94 Units, Rail	Supplied as 2.5k Units, Tape and Reel	Package Type	NSC Package Drawing
1.8	LM2651MTC-1.8	LM2651MTCX-1.8		
2.5	LM2651MTC-2.5	LM2651MTCX-2.5	TSSOP-16	MTC16
3.3	LM2651MTC-3.3	LM2651MTCX-3.3	- ISSOP-16	MICIO
ADJ	LM2651MTC-ADJ	LM2651MTCX-ADJ		

Pin Description

Pin	Name	Function
1, 2	SW	Switched-node connection, which is connected with the source of the internal high-side MOSFET.
3-5	VIN	Main power supply pin.
6	VCB	Bootstrap capacitor connection for high-side gate drive.
7	AVIN	Input supply voltage for control and driver circuits.
8	SD(SS)	Shutdown and Soft-start control pin. Pulling this pin below 0.3V shuts off the regulator. A capacitor connected from this pin to ground provides a control ramp of the input current. Do not drive this pin with an external source or erroneous operation may result.
9	FB	Output voltage feedback input. Connected to the output voltage.
10	COMP	Compensation network connection. Connected to the output of the voltage error amplifier.
11	NC	No internal connection.
12-13	AGND	Low-noise analog ground.
14-16	PGND	Power ground.

Absolute	Maximum	Ratings	(Note 1)
----------	---------	----------------	----------

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature Range -65°C to +150°C ESD Susceptibility Human Body Model (Note 3)

LM2651

1kV

Input Voltage	15V
Feedback Pin Voltage	$-0.4V \leq V_{FB} \leq 5V$
Power Dissipation (T _A =25°C), (Note 2)	893 mW
Junction Temperature Range	$-40^{\circ}C \leq T_J \leq +125^{\circ}C$

Operating Ratings (Note 1)

Supply Voltage

 $4V \leq V_{IN} \leq 14V$

LM2651-1.8 System Parameters Specifications in standard type face are for $T_J = 25^{\circ}C$ and those with **boldface type** apply over **full operating junction temperature range.** $V_{IN} = 10V$ unless otherwise specified.

Symbol	Parameter	Conditions	Typical	Limit	Units
V _{OUT}	Output Voltage	$I_{LOAD} = 900 \text{ mA}$	1.8	1.761/ 1.719	V
				1.836/ 1.854	V(min)
					V(max)
V _{OUT}	Output Voltage Line	$V_{IN} = 4V$ to $14V$	0.2		%
	Regulation	$I_{LOAD} = 900 \text{ mA}$			
V _{OUT}	Output Voltage Load	$I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$	1.3		%
	Regulation	$V_{IN} = 5V$			
V _{OUT}	Output Voltage Load	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$	0.3		%
	Regulation	$V_{IN} = 5V$			
V _{HYST}	Sleep Mode Output Voltage		35		mV
	Hysteresis				

LM2651-2.5 System Parameters

Symbol	Parameter	Conditions	Typical	Limit	Units
V _{OUT}	Output Voltage	I _{LOAD} = 900 mA	2.5	2.43/ 2.388 2.574/ 2.575	V V(min) V(max)
V _{OUT}	Output Voltage Line Regulation	$V_{IN} = 4V$ to 12V $I_{LOAD} = 900$ mA	0.2		%
V _{OUT}	Output Voltage Load Regulation	$I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	1.3		%
V _{OUT}	Output Voltage Load Regulation	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	0.3		%
V _{HYST}	Sleep Mode Output Voltage Hysteresis		48		mV

LM2651-3.3 System Parameters

Symbol	Parameter	Conditions	Typical	Limit	Units
V _{OUT}	Output Voltage	I _{LOAD} = 900 mA	3.3	3.265/ 3.201 3.379/ 3.399	V V(min) V(max)
V _{OUT}	Output Voltage Line Regulation	$V_{IN} = 4V$ to 14V $I_{LOAD} = 900$ mA	0.2		%
V _{OUT}	Output Voltage Load Regulation	$I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	1.3		%
V _{OUT}	Output Voltage Load Regulation	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	0.3		%
V _{HYST}	Sleep Mode Output Voltage Hysteresis		60		mV

LM2651-ADJ System Parameters

 $(V_{OUT} = 2.5V \text{ unless otherwise specified})$

Symbol	Parameter	Conditions	Typical	Limit	Units
V _{FB}	Feedback Voltage	I _{LOAD} = 900 mA	1.238	1.200 1.263	V V(min) V(max)
V _{OUT}	Output Voltage Line Regulation	$V_{IN} = 4V$ to 14V $I_{LOAD} = 900$ mA	0.2		%
V _{OUT}	Output Voltage Load Regulation	$I_{LOAD} = 10 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	1.3		%
V _{OUT}	Output Voltage Load Regulation	$I_{LOAD} = 200 \text{ mA to } 1.5\text{A}$ $V_{IN} = 5\text{V}$	0.3		%
V _{HYST}	Sleep Mode Output Voltage Hysteresis		24		mV

All Output Voltage Versions

Specifications in standard type face are for $T_J = 25^{\circ}C$ and those with **boldface type** apply over **full operating junction temperature range.** $V_{IN} = 10V$ unless otherwise specified.

Symbol	Parameter	Conditions	Typical	Limit	Units
l _Q	Quiescent Current		1.6	2.0	mA mA(max)
I _{QSD}	Quiescent Current in Shutdown Mode	Shutdown Pin Pulled Low	7	12/ 20	μA μA(max)
R _{sw(on)}	High-Side or Low-Side Switch On Resistance (MOSFET On Resistance + Bonding Wire Resistance)	I _{SWITCH} = 1A	110		mΩ
R _{DS(ON)}	MOSFET On Resistance (High-Side or Low-Side)	I _{SWITCH} = 1A	75	130	mΩ mΩ(max)
IL	Switch Leakage Current - High Side		130		nA
	Switch Leakage Current - Low Side		130		nA
V _{BOOT}	Bootstrap Regulator Voltage	I _{BOOT} = 1 mA	6.75	6.45/ 6.40 6.95/ 7.00	V V(min) V(max)
G _M	Error Amplifier Transconductance		1250		µmho
V _{INUV}	V _{IN} Undervoltage Lockout Threshold Voltage	Rising Edge	3.8	3.95	V V(max)
V _{UV-HYST}	Hysteresis for the Undervoltage Lockout		210		mV
I _{CL}	Switch Current Limit	V _{IN} = 5V	2	1.55 2.60	A A(min) A(max)
I _{SM}	Sleep Mode Threshold Current	$V_{IN} = 5V$	100		mA
A _V	Error Amplifier Voltage Gain		100		V/V
I _{EA_SOURCE}	Error Amplifier Source Current		40	25/ 15	μA μA(min)
I _{EA_SINK}	Error Amplifier Sink Current		65	30	μA μA(min)
V _{EAH}	Error Amplifier Output Swing Upper Limit		2.70	2.50/ 2.40	V V(min)

All Output Voltage Versions (Continued)

Specifications in standard type face are for $T_J = 25^{\circ}C$ and those with **boldface type** apply over **full operating junction temperature range.** $V_{IN} = 10V$ unless otherwise specified.

Symbol	Parameter	Conditions	Typical	Limit	Units
V _{EAL}	Error Amplifier Output Swing		1.25		V
	Lower Limit			1.35/ 1.50	V(max)
V _D	Body Diode Voltage	I _{DIODE} = 1.5A	1		V
f _{osc}	Oscillator Frequency	$V_{IN} = 4V$	300		kHz
				280/ 255	kHz(min)
				330/ 345	kHz(max)
D _{MAX}	Maximum Duty Cycle	$V_{IN} = 4V$	95		%
				92	%(min)
I _{SS}	Soft-Start Current	Voltage at the SS pin = 1.4V	11		μA
				7	μA(min)
				14	µA(max)
I _{SHUTDOWN}	Shutdown Pin Current	Shutdown Pin Pulled Low	2.2		μA
				0.8/ 0.5	μA(min)
				3.7/ 4.0	µA(max)
V _{SHUTDOWN}	Shutdown Pin Threshold	Falling Edge	0.6		V
	Voltage			0.3	V(min)
				0.9	V(max)
T _{SD}	Thermal Shutdown		165		°C
	Temperature				
T _{SD_HYST}	Thermal Shutdown Hysteresis		25		°C
	Temperature				

Note 1: Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed under these conditions. For guaranteed specifications and test conditions, see the Electrical Characteristics.


Note 2: The maximum allowable power dissipation is calculated by using $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$, where T_{Jmax} is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance of the specified package. The 893 mW rating results from using 150°C, 25°C, and 140°C/W for T_{Jmax} , T_A , and θ_{JA} respectively. A θ_{JA} of 140°C/W represents the worst-case condition of no heat sinking of the 16-pin TSSOP package. Heat sinking allows the safe dissipation of more power. The Absolute Maximum power dissipation must be derated by 7.14mW per °C above 25°C ambient. The LM2651 actively limits its junction temperature to about 165°C.

Note 3: The human body model is a 100pF capacitor discharged through a $1.5k\Omega$ resistor into each pin.


Note 4: Typical numbers are at 25°C and represent the most likely norm.


Note 5: All limits are guaranteed at room temperature (standard typeface) and at temperature extremes (boldface type). All room temperature limits are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).


Typical Performance Characteristics




 $I_{\mbox{\scriptsize QSD}}$ vs Junction Temperature











R_{DS(ON)} vs Junction Temperature



www.national.com



7




FIGURE 1. LM2651 Block Diagram

Operation

The LM2651 operates in a constant frequency (300 kHz), current-mode PWM for moderate to heavy loads; and it automatically switches to hysteretic mode for light loads. In hysteretic mode, the switching frequency is reduced to keep the efficiency high.

MAIN OPERATION

When the load current is higher than the sleep mode threshold, the part is always operating in PWM mode. At the beginning of each switching cycle, the high-side switch is turned on, the current from the high-side switch is sensed and compared with the output of the error amplifier (COMP pin). When the sensed current reaches the COMP pin voltage level, the high-side switch is turned off; after 40 ns (deadtime), the low-side switch is turned on. At the end of the switching cycle, the low-side switch is turned off; and the same cycle repeats.

The current of the top switch is sensed by a patented internal circuitry. This unique technique gets rid of the external sense

Design Procedure

This section presents guidelines for selecting external components.

resistor, saves cost and size, and improves noise immunity of the sensed current. A feedforward from the input voltage is added to reduce the variation of the current limit over the input voltage range.

When the load current decreases below the sleep mode threshold, the output voltage will rise slightly, this rise is sensed by the hysteretic mode comparator which makes the part go into the hysteretic mode with both the high and low side switches off. The output voltage starts to drop until it hits the low threshold of the hysteretic comparator, and the part immediately goes back to the PWM operation. The output voltage keeps increasing until it reaches the top hysteretic threshold, then both the high and low side switches turn off again, and the same cycle repeats.

PROTECTIONS

The cycle-by-cycle current limit circuitry turns off the highside MOSFET whenever the current in MOSFET reaches 2A.

Design Procedure (Continued)

INPUT CAPACITOR

A low ESR aluminum, tantalum, or ceramic capacitor is needed betwen the input pin and power ground. This capacitor prevents large voltage transients from appearing at the input. The capacitor is selected based on the RMS current and voltage requirements. The RMS current is given by:

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$

The RMS current reaches its maximum ($I_{OUT}/2$) when V_{IN} equals $2V_{OUT}$. For an aluminum or ceramic capacitor, the voltage rating should be at least 25% higher than the maximum input voltage. If a tantalum capacitor is used, the voltage rating required is about twice the maximum input voltage. The tantalum capacitor should be surge current tested by the manufacturer to prevent being shorted by the inrush current. It is also recommended to put a small ceramic capacitor (0.1 μ F) between the input pin and ground pin to reduce high frequency spikes.

INDUCTOR

The most critical parameters for the inductor are the inductance, peak current and the DC resistance. The inductance is related to the peak-to-peak inductor ripple current, the input and the output voltages:

$$L = \frac{(V_{IN} - V_{OUT})V_{OUT}}{V_{IN} \times I_{RIPPLE} \times 300 \text{ kHz}}$$

A higher value of ripple current reduces inductance, but increases the conductance loss, core loss, current stress for the inductor and switch devices. It also requires a bigger output capacitor for the same output voltage ripple requirement. A reasonable value is setting the ripple current to be 30% of the DC output current. Since the ripple current increases with the input voltage, the maximum input voltage is always used to determine the inductance. The DC resistance of the inductor is a key parameter for the efficiency. Lower DC resistance is available with a bigger winding area. A good tradeoff between the efficiency and the core size is letting the inductor copper loss equal 2% of the output power.

OUTPUT CAPACITOR

The selection of C_{OUT} is driven by the maximum allowable output voltage ripple. The output ripple in the constant frequency, PWM mode is approximated by:

$$V_{RIPPLE} = I_{RIPPLE} \left(ESR + \frac{1}{8F_{S}C_{OUT}} \right)$$

The ESR term usually plays the dominant role in determining the voltage ripple. A low ESR aluminum electrolytic or tantalum capacitor (such as Nichicon PL series, Sanyo OS-CON, Sprague 593D, 594D, AVX TPS, and CDE polymer aluminum) is recommended. An electrolytic capacitor is not recommended for temperatures below -25° C since its ESR rises dramatically at cold temperature. A tantalum capacitor has a much better ESR specification at cold temperature and is preferred for low temperature applications.

The output voltage ripple in constant frequency mode has to be less than the sleep mode voltage hysteresis to avoid entering the sleep mode at full load:

BOOST CAPACITOR

A 0.1 μ F ceramic capacitor is recommended for the boost capacitor. The typical voltage across the boost capacitor is 6.7V.

SOFT-START CAPACITOR

A soft-start capacitor is used to provide the soft-start feature. When the input voltage is first applied, or when the $\overline{SD}(SS)$ pin is allowed to go high, the soft-start capacitor is charged by a current source (approximately 2 μ A). When the $\overline{SD}(SS)$ pin voltage reaches 0.6V (shutdown threshold), the internal regulator circuitry starts to operate. The current charging the soft-start capacitor increases from 2 µA to approximately 10 μ A. With the $\overline{SD}(SS)$ pin voltage between 0.6V and 1.3V, the level of the current limit is zero, which means the output voltage is still zero. When the SD(SS) pin voltage increases beyond 1.3V, the current limit starts to increase. The switch duty cycle, which is controlled by the level of the current limit, starts with narrow pulses and gradually gets wider. At the same time, the output voltage of the converter increases towards the nominal value, which brings down the output voltage of the error amplifier. When the output of the error amplifier is less than the current limit voltage, it takes over the control of the duty cycle. The converter enters the normal current-mode PWM operation. The SD(SS) pin voltage is eventually charged up to about 2V.

The soft-start time can be estimated as:

$$T_{SS} = C_{SS} \times 0.6V/2 \ \mu A + C_{SS} \times (2V-0.6V)/10 \ \mu A$$

R₁ AND R₂ (Programming Output Voltage)

Use the following formula to select the appropriate resistor values:

$$V_{OUT} = V_{REF}(1 + R_1/R_2)$$

where $V_{REF} = 1.238V$

Select resistors between 10k Ω and 100k Ω . (1% or higher accuracy metal film resistors for R1 and R2.)

COMPENSATION COMPONENTS

In the control to output transfer function, the first pole F_{p1} can be estimated as $1/(2\pi R_{OUT}C_{OUT})$; The ESR zero F_{z1} of the output capacitor is $1/(2\pi ESRC_{OUT})$; Also, there is a high frequency pole F_{p2} in the range of 45kHz to 150kHz:

$$F_{p2} = F_s / (\pi n(1-D))$$

where D = $V_{OUT}/V_{IN},$ n = 1+0.348L/($V_{IN}-V_{OUT})$ (L is in µHs and V_{IN} and V_{OUT} in volts).

The total loop gain G is approximately 500/I_{OUT} where I_{OUT} is in amperes.

A Gm amplifier is used inside the LM2651. The output resistor R_o of the Gm amplifier is about 80k Ω . C_{c1} and R_C together with R_o give a lag compensation to roll off the gain:

$$F_{pc1} = 1/(2\pi C_{c1}(R_o + R_c)), F_{zc1} = 1/2\pi C_{c1}R_c$$

In some applications, the ESR zero F_{z1} can not be cancelled by F_{p2} . Then, C_{c2} is needed to introduce F_{pc2} to cancel the ESR zero, $F_{p2} = 1/(2\pi C_{c2}R_o||R_c)$.

The rule of thumb is to have more than 45° phase margin at the crossover frequency (G=1).

If C_{OUT} is higher than 68µF, C_{c1} = 2.2nF, and R_c = 15K Ω are good choices for most applications. If the ESR zero is too low to be cancelled by F_{p2}, add C_{c2}.

If the transient response to a step load is important, choose R_C to be higher than $10 k \Omega.$

Design Procedure (Continued)

EXTERNAL SCHOTTKY DIODE

A Schottky diode D_1 is recommended to prevent the intrinsic body diode of the low-side MOSFET from conducting during the deadtime in PWM operation and hysteretic mode when both MOSFETs are off. If the body diode turns on, there is extra power dissipation in the body diode because of the reverse-recovery current and higher forward voltage; the high-side MOSFET also has more switching loss since the negative diode reverse-recovery current appears as the high-side MOSFET turn-on current in addition to the load current. These losses degrade the efficiency by 1-2%. The improved efficiency and noise immunity with the Schottky diode become more obvious with increasing input voltage and load current.


The breakdown voltage rating of D_1 is preferred to be 25% higher than the maximum input voltage. Since D_1 is only on for a short period of time, the average current rating for D_1 only requires being higher than 30% of the maximum output current. It is important to place D_1 very close to the drain and source of the low-side MOSFET, extra parasitic inductance in the parallel loop will slow the turn-on of D_1 and direct the current through the body diode of the low-side MOSFET.

When an undervoltage situation occurs, the output voltage can be pulled below ground as the inductor current is reversed through the synchronous FET. For applications which need to be protected from a negative voltage, a clamping diode D2 is recommended. When used, D2 should be connected cathode to V_{OUT} and anode to ground. A diode rated for a minimum of 2A is recommended.

PCB Layout Considerations

Layout is critical to reduce noises and ensure specified performance. The important guidelines are listed as follows:

- 1. Minimize the parasitic inductance in the loop of input capacitors and the internal MOSFETs by connecting the input capacitors to $V_{\rm IN}$ and PGND pins with short and wide traces. This is important because the rapidly switching current, together with wiring inductance can generate large voltage spikes that may result in noise problems.
- 2. Minimize the trace from the center of the output resistor divider to the FB pin and keep it away from noise sources to avoid noise pick up. For applications requiring tight regulation at the output, a dedicated sense trace (separated from the power trace) is recommended to connect the top of the resistor divider to the output.
- 3. If the Schottky diode D_1 is used, minimize the traces connecting D_1 to SW and PGND pins.



Schematic for the Typical Board Layout

