

LM34914

Ultra Small 1.25A Step-Down Switching Regulator with Intelligent Current Limit

General Description

The LM34914 Step-Down Switching Regulator features all the functions needed to implement a low cost, efficient, buck bias regulator capable of supplying at least 1.25A to the load. To reduce excessive switch current due to the possibility of a saturating inductor the valley current limit threshold changes with input and output voltages, and the on-time is reduced when current limit is detected. This buck regulator contains a 44V N-Channel Buck Switch, and is available in the thermally enhanced 3 mm x 3 mm LLP-10 package. The feedback regulation scheme requires no loop compensation, results in fast load transient response, and simplifies circuit implementation. The operating frequency remains constant with line and load variations due to the inverse relationship between the input voltage and the on-time. The valley current limit results in a smooth transition from constant voltage to constant current mode when current limit is detected, reducing the frequency and output voltage, without the use of foldback. Additional features include: VCC under-voltage lock-out, thermal shutdown, gate drive under-voltage lock-out, and maximum duty cycle limit.

Features

- Input Voltage Range: 8V to 40V
- Integrated N-Channel buck switch

- Valley current limit varies with V_{IN} and V_{OUT} to reduce excessive inductor current
- On-time is reduced when in current limit
- Integrated start-up regulator
- No loop compensation required
- Ultra-Fast transient response
- Maximum switching frequency: 1.3 MHz
- Operating frequency remains nearly constant with load current and input voltage variations
- Programmable soft-start
- Precision internal reference
- Adjustable output voltage
- Thermal shutdown


Typical Applications

- High Efficiency Point-Of-Load (POL) Regulator
- Non-Isolated Buck Regulator
- Secondary High Voltage Post Regulator


Package

- LLP-10 (3 mm x 3mm)
- Exposed Thermal Pad For Improved Heat Dissipation

Basic Step Down Regulator



Connection Diagram



Ordering Information

Order Number	Package Type	NSC Package Drawing	Junction Temperature Range	Supplied As
LM34914 SD	LLP-10 (3x3)	SDA10A	-40°C to + 125°C	1000 Units on Tape and Reel
LM34914 SDX	LLP-10 (3x3)	SDA10A	-40°C to + 125°C	3500 Units on Tape and Reel

Pin Descriptions

Pin Number	Name	Description	Application Information	
1	SW	Switching Node	Internally connected to the buck switch source. Connect to the inductor, diode, and bootstrap capacitor.	
2	BST	Boost pin for bootstrap capacitor	Connect a 0.022 µF capacitor from SW to this pin. The capacitor is charged each off-time via an internal diode.	
3	ISEN	Current sense	The re-circulating current flows out of this pin to the frewheeling diode.	
4	SGND	Sense Ground	Re-circulating current flows into this pin to the current s resistor.	
5	RTN	Circuit Ground	Ground for all internal circuitry other than the current lir detection.	
6	FB	Feedback input from the regulated output	Internally connected to the regulation and over-voltage comparators. The regulation level is 2.5V.	
7	SS	Softstart	An internal current source charges an external capacito 2.5V, providing the softstart function.	
8	RON/SD	On-time control and shutdown	An external resistor from VIN to this pin sets the buck switch on-time. Grounding this pin shuts down the regulator.	
9	V _{cc}	Output from the startup regulator	Nominally regulated at 7.0V. Connect a 0.1 µF capacitor from this pin to RTN. An external voltage (8V to 14V) can be applied to this pin to reduce internal dissipation. An internal diode connects VCC to VIN.	
10	VIN	Input supply voltage	Operating input range is 8.0V to 40V.	
	EP	Exposed Pad	Exposed metal pad on the underside of the device. It is recommended to connect this pad to the PC board ground plane to aid in heat dissipation.	

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 VIN to RTN
 44V

 BST to RTN
 52V

 SW to RTN (Steady State)
 -1.5V

 BST to VCC
 44V

 VIN to SW
 44V

 BST to SW
 14V

 VCC to RTN
 14V

SGND to RTN -0.3V to +0.3V

Current out of ISEN See text
SS to RTN -0.3V to 4V
All Other Inputs to RTN -0.3 to 7V

ESD Rating (Note 2)

Human Body Model 2kV

Storage Temperature Range -65°C to +150°C

JunctionTemperature 150°C

Operating Ratings (Note 1)

VIN Voltage 8.0V to 40V Junction Temperature -40°C to $+\ 125^{\circ}\text{C}$

 Electrical Characteristics
 Limits in standard type are for $T_J = 25^{\circ}$ C only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply: $V_{IN} = 12V$, $P_{IN} = 200$ (Note 4) and (Note 5).

 Symbol
 Parameter
 Conditions
 Min
 Typ
 Max
 Units

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Start-Up Reg	ulator, V _{CC}		-	•		
V _{CC} Reg	V _{CC} regulated output	Vin > 9V	6.6	7.0	7.4	V
	V _{IN} -V _{CC} dropout voltage	I _{CC} = 0 mA,		1.3		V
		$V_{CC} = UVLO_{VCC} + 250 \text{ mV}$				
	V _{CC} output impedance	$V_{IN} = 8V$		155		Ω
	(0 mA ≤ I _{CC} ≤ 5 mA)	V _{IN} = 40V		0.16		
	V _{CC} current limit (Note 3)	$V_{CC} = 0V$		11		mA
UVLO _{VCC}	V _{CC} under-voltage lockout threshold	V _{CC} increasing		5.7		V
	UVLO _{VCC} hysteresis	V _{CC} decreasing		150		mV
	UVLO _{VCC} filter delay	100 mV overdrive		3		μs
	I _{IN} operating current	Non-switching, FB = 3V		0.57	0.85	mA
	I _{IN} shutdown current	RON/SD = 0V		80	160	μΑ
Switch Chara	cteristics	•	•	•		
Rds(on)	Buck Switch Rds(on)	I _{TEST} = 200 mA		0.33	0.7	Ω
UVLO _{GD}	Gate Drive UVLO	V _{BST} - V _{SW} Increasing	3.0	4.2	5.5	V
	UVLO _{GD} hysteresis			470		mV
Softstart Pin	•	•				
V _{SS}	Pull-up voltage			2.5		V
I _{SS}	Internal current source			12.5		μΑ
Current Limit		•	ļ			
I _{LIM}	Threshold	$V_{IN} = 8V, V_{FB} = 2.4V$	1.0	1.2	1.4	Α
		$V_{IN} = 30V, V_{FB} = 2.4V$	0.9	1.1	1.3	
		$V_{IN} = 30V, V_{FB} = 1.0V$	0.85	1.05	1.25	
	Response time			150		ns

Symbol	Parameter	Conditions	Min	Тур	Max	Units
On Timer		•				
t _{ON} - 1	On-time (normal operation)	$V_{IN} = 10V, R_{ON} = 200 \text{ k}\Omega$	2.1	2.8	3.4	μs
t _{ON} - 2	On-time (normal operation)	$V_{IN} = 40V, R_{ON} = 200 \text{ k}\Omega$		655		ns
t _{ON} - 3	On-time (current limit)	$V_{IN} = 10V, R_{ON} = 200 \text{ k}\Omega$		1.13		μs
	Shutdown threshold at RON/SD	Voltage at RON/SD rising	0.4	0.8	1.2	V
	Shutdown Threshold hysteresis	Voltage at RON/SD falling		32		mV
Off Timer	•		,		,	
t _{OFF}	Minimum Off-time			265		ns
Regulation a	nd Over-Voltage Comparators (F	B Pin)			,	
V _{REF}	FB regulation threshold	SS pin = steady state	2.445	2.50	2.550	V
	FB over-voltage threshold			2.9		V
	FB bias current			15		nA
Thermal Shu	tdown				•	
T _{SD}	Thermal shutdown temperature	Junction temperature rising		175		°C
	Thermal shutdown hysteresis			20		°C
Thermal Resi	istance					
θ_{JA}	Junction to Ambient 0 LFPM Air Flow (Note 6)			30		°C/W
θ_{JC}	Junction to Case (Note 6)			8	1	°C/W

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin.

Note 3: V_{CC} provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading


Note 4: For detailed information on soldering plastic LLP packages, refer to the Packaging Data Book available from National Semiconductor Corporation.


Note 5: Typical specifications represent the most likely parametric norm at 25°C operation.


Note 6: Value shown assumes a 4-layer PC board and 4 vias to conduct heat from beneath the package.


Typical Performance Characteristics


Unless otherwise specified the following conditions apply: $T_J = 25^{\circ}C$
















Input Shutdown and Operating Current Into \mathbf{V}_{IN}



www.national.com

6

Typical Application Circuit and Block Diagram






FIGURE 1. Startup Sequence

Functional Description

The LM34914 Step Down Switching Regulator features all the functions needed to implement a low cost, efficient buck bias power converter capable of supplying at least 1.25A to the load. This high voltage regulator contains an N-Channel buck switch, is easy to implement, and is available in the thermally enhanced 3mm x 3mm LLP-10 package. The regulator's operation is based on a constant on-time control scheme where the on-time is determined by $V_{\mbox{\scriptsize IN}}.$ This feature results in the operating frequency remaining relatively constant with load and input voltage variations. The feedback control scheme requires no loop compensation resulting in very fast load transient response. The valley current limit scheme protects against excessively high currents if the output is short circuited when V_{IN} is high. To aid in controlling excessive switch current due to a possible saturating inductor the valley current limit threshold changes with input and output voltages, and the on-time is reduced by approximately 50% when current limit is detected. The LM34914 can be applied in numerous applications to efficiently regulate down higher voltages. Additional features include: Thermal shutdown, $V_{\rm CC}$ under-voltage lock-out, gate drive under-voltage lock-out, and maximum duty cycle limit.

Control Circuit Overview

The LM34914 buck DC-DC regulator employs a control scheme based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (2.5V). If the FB voltage is below the reference the buck switch is switched on for a time period determined by the input voltage and a programming resistor (R_{ON}). Following the on-time the switch remains off until the FB voltage falls below the reference, but not less than the minimum off-time forced by the LM34914. The buck switch is then turned on for another on-time period.

When in regulation, the LM34914 operates in continuous conduction mode at heavy load currents and discontinuous conduction mode at light load currents. In continuous conduction mode the inductor's current is always greater than zero, and the operating frequency remains relatively constant with load

and line variations. The minimum load current for continuous conduction mode is one-half the inductor's ripple current amplitude. The approximate operating frequency is calculated as follows:

$$F_{S} = \frac{V_{OUT} \times (V_{IN} - 1.5)}{1.15 \times 10^{-10} \times (R_{ON} + 1.4k) \times V_{IN}}$$
(1)

The buck switch duty cycle is equal to:

$$DC = \frac{t_{ON}}{t_{ON} + t_{OFF}} = t_{ON} \times F_{S} = \frac{V_{OUT}}{V_{IN}}$$
(2)

In discontinuous conduction mode, where the inductor's current reaches zero during the off-time forcing a longer-thannormal off-time, the operating frequency is lower than in continuous conduction mode, and varies with load current. Conversion efficiency is maintained at light loads since the switching losses decrease with the reduction in load and frequency. The approximate discontinuous operating frequency can be calculated as follows:

$$F_{S} = \frac{V_{OUT}^{2} \times L1 \times 1.5 \times 10^{20}}{R_{L} \times R_{ON}^{2}}$$
(3)

where R_L = the load resistance, and L1 is the circuit's inductor. The output voltage is set by the two feedback resistors (R1, R2 in the Block Diagram). The regulated output voltage is calculated as follows:

$$V_{OUT} = 2.5 x (R1 + R2) / R2$$

Output voltage regulation is based on supplying ripple voltage to the feedback input (FB pin), normally obtained from the output voltage ripple through the feedback resistors. The LM34914 requires a minimum of 25 mVp-p of ripple voltage at the FB pin, requiring the ripple voltage at $V_{\rm OUT}$ be higher by the gain factor of the feedback resistor ratio. The output ripple voltage is created by the inductor's ripple current passing through R3 which is in series with the output capacitor. For applications where reduced ripple is required at $V_{\rm OUT}$, see the Applications Information section.

If the voltage at FB rises above 2.9V, due to a transient at V_{OUT} or excessive inductor current which creates higher than normal ripple at V_{OUT} , the internal over-voltage comparator immediately shuts off the internal buck switch. The next ontime starts when the voltage FB falls below 2.5V and the inductor current falls below the current limit threshold.

ON-Time Timer

The on-time for the LM34914 is determined by the R_{ON} resistor and the input voltage (V_{IN}) , calculated from:

$$t_{ON} = \frac{1.15 \times 10^{-10} \times (R_{ON} + 1.4k)}{(V_{IN} - 1.5)} + 50 \text{ ns}$$
(4)

The inverse relationship with $V_{\rm IN}$ results in a nearly constant frequency as $V_{\rm IN}$ is varied. To set a specific continuous conduction mode switching frequency (F_S), the R_{ON} resistor is determined from the following:

$$R_{ON} = \frac{V_{OUT} \times (V_{IN} - 1.5)}{F_S \times 1.15 \times 10^{-10} \times V_{IN}} - 1.4k$$
(5)

Equations 1, 4 and 5 are valid only during normal operation i.e., the circuit is not in current limit. When the LM34914 operates in current limit, the on-time is reduced by approximately50%. This feature reduces the peak inductor current which may be excessively high if the load current and the input voltage are simultaneously high. This feature operates on a cycle-by-cycle basis until the load current is reduced and the output voltage resumes its normal regulated value.

Shutdown

The LM34914 can be remotely shut down by taking the RON/SD pin below 0.8V. See Figure 2. In this mode the SS pin is internally grounded, the on-timer is disabled, and bias currents are reduced. Releasing the RON/SD pin allows the circuit to resume operation. The voltage at the RON/SD pin is normally between 1.5V and 3.0V, depending on $\rm V_{IN}$ and the $\rm R_{ON}$ resistor.




FIGURE 2. Shutdown Implementation

Current Limit

Current limit detection occurs during the off-time by monitoring the recirculating current flowing out of the ISEN pin. Referring to the Block Diagram, during the off-time the inductor current flows through the load, into SGND, through the internal sense resistor, out of ISEN and through D1 to the inductor. If that current exceeds the current limit threshold the current limit comparator output delays the start of the next ontime period. The next on-time starts when the current out of ISEN is below the threshold **and** the voltage at FB falls below 2.5V. The operating frequency is typically lower due to longer-than-normal off-times.

The valley current limit threshold is a function of the input voltage (V $_{\rm IN}$) and the output voltage sensed at FB, as shown in the graph "Valley Current Limit Threshold vs. V $_{\rm FB}$ and V $_{\rm IN}$ ". This feature reduces the inductor current's peak value

at high line and load. To further reduce the inductor's peak current, the next cycle's on-time is reduced by approximately 50% if the voltage at FB is below its threshold when the inductor current reduces to the current limit threshold (V_{OUT} is low due to current limiting).

Figure 3 illustrates the inductor current waveform during normal operation and in current limit. During the first "Normal Operation" the load current is I_{OUT1} , the average of the ripple waveform. As the load resistance is reduced, the inductor current increases until it exceeds the current limit threshold. During the "Current Limited" portion of Figure 3, the current limit threshold lowers since the high load current causes V_{OUT} (and the voltage at FB) to reduce. The on-time is reduced by approximately 50%, resulting in lower ripple ampli-

tude for the inductor's current. During this time the LM34914 is in a constant current mode, with an average load current equal to the current limit threshold + $\Delta l/2$ (I_{OUT2}). Normal operation resumes when the load current is reduced to I_{OUT3} , allowing V_{OUT} , the current limit threshold, and the on-time to return to their normal values. Note that in the second period of "Normal Operation", even though the inductor's peak current exceeds the current limit threshold during part of each cycle, the circuit is not in current limit since the current falls below the threshold before the feedback voltage reduces to its threshold.

The peak current allowed through the buck switch, and the ISEN pin, is 2A, and the maximum allowed average current is 1.5A.




FIGURE 3. Inductor Current - Normal and Current Limit Operation

N - Channel Buck Switch and Driver

The LM34914 integrates an N-Channel buck switch and associated floating high voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 0.022 μF capacitor (C4) connected between BST and SW provides the voltage to the driver during the on-time. During each off-time, the SW pin is at approximately -1V, and C4 is recharged for the next on-time from V_{CC} through the internal diode. The minimum off-time ensures a minimum time each cycle to recharge the bootstrap capacitor.

Softstart

The softstart feature allows the converter to gradually reach a steady state operating point, thereby reducing start-up stresses and current surges. Upon turn-on, after $V_{\rm CC}$ reaches the under-voltage threshold, an internal 12.5 μA current source charges up the external capacitor at the SS pin to 2.5V (t $_2$ in Figure 1). The ramping voltage at SS (and the non-inverting input of the regulation comparator) ramps up the output voltage in a controlled manner.

An internal switch grounds the SS pin if $V_{\rm CC}$ is below the under-voltage lockout threshold, or if the RON/SD pin is grounded.

Thermal Shutdown

The LM34914 should be operated so the junction temperature does not exceed 125°C. If the junction temperature increases above that, an internal Thermal Shutdown circuit activates (typically) at 175°C, taking the controller to a low power reset state by disabling the buck switch and the on-timer. This feature helps prevent catastrophic failures from accidental device overheating. When the junction temperature reduces below 155°C (typical hysteresis = 20°C), normal operation resumes.

Applications Information

EXTERNAL COMPONENTS

The following guidelines can be used to select the external components (see the Block Diagram). First determine the following operating parameters:

- Output voltage (V_{OUT})
- Minimum and maximum input voltage ($V_{IN(min)}$ and $V_{IN(max)}$)

- Minimum and maximum load current ($I_{OUT(min)}$ and $I_{OUT(max)}$)
- Switching Frequency (F_S)

R1 and R2: These resistors set the output voltage. The ratio of these resistors is calculated from:

$$R1/R2 = (V_{OUT}/2.5V) - 1$$

R1 and R2 should be chosen from standard value resistors in the range of 1.0 k Ω - 10 k Ω which satisfy the above ratio.

 \mathbf{R}_{ON} : The resistor sets the on-time, and consequently, the switching frequency. Its value can be determined using equation 5 based on the frequency, or equation 4 if a specific ontime is required. The minimum allowed value for \mathbf{R}_{ON} is calculated from:

$$R_{ON} \ge \frac{100 \text{ ns x } (V_{IN(MAX)} - 1.5V)}{1.15 \text{ x } 10^{-10}} - 1.4 \text{ k}\Omega$$

L1: The main parameter affected by the inductor is the output current ripple amplitude (I_{OR}). The minimum load current is used to determine the maximum allowable ripple. In order to maintain continuous conduction mode the valley should not reach 0 mA. This is not a requirement of the LM34914, but serves as a guideline for selecting L1. For this case, the maximum ripple current is:

$$I_{OR(MAX)} = 2 \times I_{OUT(min)}$$
 (6)

If the minimum load current is zero, use 20% of $I_{OUT(max)}$ for $I_{OUT(min)}$ in equation 6. The ripple calculated in Equation 6 is then used in the following equation:

$$L1 = \frac{V_{OUT} \times (V_{IN (max)} - V_{OUT})}{I_{OR (max)} \times F_{S} \times V_{IN (max)}}$$
(7)

where Fs is the switching frequency. This provides a minimum value for L1. The next larger standard value should be used, and L1 should be rated for the peak current level, equal to $I_{OUT(max)} + I_{OR(max)}/2$.

C2 and R3: Since the LM34914 requires a minimum of 25 mVp-p of ripple at the FB pin for proper operation, the required ripple at V_{OUT} is increased by R1 and R2. This necessary ripple is created by the inductor ripple current flowing through R3, and to a lesser extent by C2 and its ESR. The minimum inductor ripple current is calculated using equation 7, rearranged to solve for I_{OR} at minimum V_{IN} .

$$I_{OR (min)} = \frac{V_{OUT} \times (V_{IN (min)} - V_{OUT})}{L1 \times F_S \times V_{IN (min)}}$$

The minimum value for R3 is then equal to:

$$R3_{(min)} = \frac{25 \text{ mV x (R1 + R2)}}{R2 \text{ x I}_{OR \text{ (min)}}}$$

Typically R3 is less than 5Ω . C2 should generally be no smaller than $3.3~\mu F$, although that is dependent on the frequency and the desired output characteristics. C2 should be a low ESR good quality ceramic capacitor. Experimentation is usually necessary to determine the minimum value for C2, as the nature of the load may require a larger value. A load which creates significant transients requires a larger value for C2 than a non-varying load.

D1: A Schottky diode is recommended. Ultra-fast recovery diodes are not recommended as the high speed transitions at the SW pin may inadvertently affect the IC's operation through external or internal EMI. The diode should be rated for the maximum input voltage $(V_{IN(max)})$, the maximum load current $(I_{OUT(max)})$, and the peak current which occurs when the current limit and maximum ripple current are reached simultaneously. The diode's average power dissipation is calculated from:

$$P_{D1} = V_F x I_{OUT} x (1-D)$$

where \mathbf{V}_{F} is the diode's forward voltage drop, and D is the duty cycle.

C1 and C5: C1's purpose is to supply most of the switch current during the on-time, and limit the voltage ripple at VIN, on the assumption that the voltage source feeding VIN has an output impedance greater than zero. If the source's dynamic impedance is high (effectively a current source), it supplies the average input current, but not the ripple current.

At maximum load current, when the buck switch turns on, the current into V_{IN} suddenly increases to the lower peak of the inductor's ripple current, ramps up to the upper peak, then drop to zero at turn-off. The average current during the ontime is the load current. For a worst case calculation, C1 must supply this average load current during the maximum on-time. C1 is calculated from:

$$C1 = \frac{I_{OUT (max)} \times t_{ON}}{\Delta V}$$

where t_{ON} is the maximum on-time, and ΔV is the allowable ripple voltage at V_{IN} . C5's purpose is to help avoid transients and ringing due to long lead inductance leading to the VIN pin. A low ESR, 0.1 μF ceramic chip capacitor is recommended, and **must** be located close to the VIN and RTN pins.

C3: The capacitor at the V_{CC} output provides not only noise filtering and stability, but also prevents false triggering of the V_{CC} UVLO at the buck switch on/off transitions. C3 should be no smaller than 0.1 μ F, and should be a good quality, low ESR, ceramic capacitor. C3's value, and the V_{CC} current limit, determine a portion of the turn-on-time (t1 in Figure 1).

C4: The recommended value for C4 is $0.022 \, \mu F$. A high quality ceramic capacitor with low ESR is recommended as C4 supplies a surge current to charge the buck switch gate at turnon. A low ESR also helps ensure a complete recharge during each off-time.

C6: The capacitor at the SS pin determines the softstart time, i.e. the time for the output voltage, to reach its final value (t2 in Figure 1). The capacitor value is determined from the following:

$$C6 = \frac{t_2 \times 12.5 \,\mu\text{A}}{2.5\text{V}}$$

PC BOARD LAYOUT

The LM34914 regulation, over-voltage, and current limit comparators are very fast, and respond to short duration noise pulses. Layout considerations are therefore critical for optimum performance. The layout must be as neat and compact as possible, and all of the components must be as close as possible to their associated pins. The current loop formed by D1, L1, C2 and the SGND and ISEN pins should be as small as possible. The ground connection from SGND and RTN to C1 should be as short and direct as possible.

If it is expected that the internal dissipation of the LM34914 will produce excessive junction temperatures during normal operation, good use of the PC board's ground plane can help to dissipate heat. The exposed pad on the bottom of the IC package can be soldered to a ground plane, and that plane should extend out from beneath the IC, and be connected to ground plane on the board's other side with several vias, to help dissipate the heat. The exposed pad is internally connected to the IC substrate. Additionally the use of wide PC board traces, where possible, can help conduct heat away from the IC. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperatures.

LOW OUTPUT RIPPLE CONFIGURATIONS

For applications where low output ripple is required, the following options can be used to reduce or nearly eliminate the ripple.

a) Reduced ripple configuration: In Figure 4, Cff is added across R1 to AC-couple the ripple at V_{OUT} directly to the FB pin. This allows the ripple at V_{OUT} to be reduced to a minimum of 25 mVp-p by reducing R3, since the ripple at V_{OUT} is not attenuated by the feedback resistors. The minimum value for Cff is determined from:

$$Cff = \frac{t_{ON \text{ (max)}}}{(R1//R2)}$$

where $t_{ON(max)}$ is the maximum on-time, which occurs at V_{IN} $_{(min)}$. The next larger standard value capacitor should be used for Cff. R1 and R2 should each be towards the upper end of the $1k\Omega$ to $10k\Omega$ range.




FIGURE 4. Reduced Ripple Configuration

b) Minimum ripple configuration: If the application requires a lower value of ripple (<10 mVp-p), the circuit of Figure 5 can be used. R3 is removed, and the resulting output ripple voltage is determined by the inductor's ripple current and C2's characteristics. RA and CA are chosen to generate a saw-

tooth waveform at their junction, and that voltage is AC-coupled to the FB pin via CB. To determine the values for RA, CA and CB, use the following procedure:

Calculate
$$V_A = V_{OUT} - (V_{SW} \times (1 - (V_{OUT}/V_{IN(min)})))$$

where V_{SW} is the absolute value of the voltage at the SW pin during the off-time (typically 1V). VA is the DC voltage at the RA/CA junction, and is used in the next equation.

- Calculate RA x CA =
$$(V_{IN(min)} - V_A) \times t_{ON}/\Delta V$$

where t_{ON} is the maximum on-time (at minimum input voltage), and ΔV is the desired ripple amplitude at the RA/CA junction (typically 40-50 mV). RA and CA are then chosen from standard value components to satisfy the above product. Typically CA is 1000 pF to 5000 pF, and RA is 100k Ω to 300 k Ω . CB is then chosen large compared to CA, typically 0.1 μ F. R1 and R2 should each be towards the upper end of the 1k Ω to 10k Ω range.




FIGURE 5. Minimum Output Ripple Using Ripple Injection

c) Alternate minimum ripple configuration: The circuit in Figure 6 is the same as that in the Block Diagram, except the output voltage is taken from the junction of R3 and C2. The ripple at V_{OUT} is determined by the inductor's ripple current and C2's characteristics. However, R3 slightly degrades the load regulation. This circuit may be suitable if the load current is fairly constant.







FIGURE 6. Alternate Minimum Output Ripple


Physical Dimensions inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS DIMENSIONS IN () FOR REFERENCE ONLY







10-Lead LLP Package NS Package Number SDA10A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email:

new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com