

## 0.7 A step-down switching regulator

## **Features**

- 0.7 A DC output current
- 2.9 V to 18 V input voltage
- Output voltage adjustable from 0.6 V
- 250 kHz switching frequency, programmable up to 1 MHz
- Internal soft-start and inhibit
- Low dropout operation: 100% duty cycle
- Voltage feed-forward
- Zero-load current operation
- Overcurrent and thermal protection
- VFQFPN8 3 x 3 mm package

## **Applications**

- Consumer: STB, DVD, DVD recorder, car audio, LCD TV and monitors
- Industrial: chargers, PLD, PLA, FPGA
- Networking: XDSL, modems, DC-DC modules
- Computer: optical storage, hard disk drive, printers, audio/graphic cards
- LED driving



## **Description**


The L5980 is step-down switching regulator with 1 A (min.) current limited embedded power MOSFET, so it is able to deliver in excess of 0.7 A DC current to the load depending on the application condition.

The input voltage can range from 2.9 V to 18 V, while the output voltage can be set starting from 0.6 V to  $V_{\text{IN}}$ . Having a minimum input voltage of 2.9 V, the device is suitable also for 3.3 V bus.

Requiring a minimum set of external components, the device includes an internal 250 kHz switching frequency oscillator that can be externally adjusted up to 1 MHz.

The VFQFPN8 package with exposed pad allows reducing the R<sub>thJA</sub> down to approximately 60 °C/W.

Figure 1. Application circuit



November 2009 Doc ID 13003 Rev 6 1/42

Contents L5980

# **Contents**

1	Pin s	settings	4
	1.1	Pin connection	4
	1.2	Pin description	4
2	Max	imum ratings	5
	2.1	Absolute maximum ratings	5
	2.2	Thermal data	5
3	Elec	trical characteristics	6
4	Fund	ctional description	8
	4.1	Oscillator and synchronization	9
	4.2	Soft-start	11
	4.3	Error amplifier and compensation	12
	4.4	Overcurrent protection	13
	4.5	Inhibit function	14
	4.6	Hysteretic thermal shutdown	14
5	Арр	lication information	15
	5.1	Input capacitor selection	15
	5.2	Inductor selection	16
	5.3	Output capacitor selection	17
	5.4	Compensation network	18
		5.4.1 Type III compensation network	19
		5.4.2 Type II compensation network	
	5.5	Thermal considerations	27
	5.6	Layout considerations	
	5.7	Application circuit	30
6	Арр	lication ideas	34
	6.1	Positive buck-boost	34
	6.2	Inverting buck-boost	36
7	Pack	kage mechanical data	
2/42		Doc ID 13003 Rev 6	<b>577</b>


L5980		Contents
8	Order codes	40
9	Revision history	41

Pin settings L5980

# 1 Pin settings

## 1.1 Pin connection


Figure 2. Pin connection (top view)



# 1.2 Pin description

Table 1. Pin description

Pin n°	Туре	Description
1	OUT	Regulator output
2	SYNCH	Master/slave synchronization. When it is left floating, a signal with a phase shift of half a period respect to the power turn on is present at the pin. When connected to an external signal at a frequency higher than the internal one, then the device is synchronized by the external signal, with zero phase shift.
		Connecting together the SYNCH pin of two devices, the one with higher frequency works as master and the other one as slave; so the two powers turn on have a phase shift of half a period.
3	INH	A logical signal (active high) disable the device. With INH higher than 1.9 V the device is OFF and with INH lower than 0.6 V the device is ON.
4	COMP	Error amplifier output to be used for loop frequency compensation
5	FB	Feedback input. Connecting the output voltage directly to this pin the output voltage is regulated at 0.6 V. To have higher regulated voltages an external resistor divider is required from Vout to FB pin.
6	F <sub>SW</sub>	The switching frequency can be increased connecting an external resistor from FSW pin and ground. If this pin is left floating the device works at its free-running frequency of 250 kHz.
7	GND	Ground
8	V <sub>CC</sub>	Unregulated DC input voltage



L5980 Maximum ratings

# 2 Maximum ratings

# 2.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vcc	Input voltage	20	
OUT	Output DC voltage	-0.3 to V <sub>CC</sub>	
F <sub>SW</sub> , COMP, SYNCH	Analog pin	-0.3 to 4	V
INH	Inhibit pin	-0.3 to V <sub>CC</sub>	
FB	Feedback voltage	-0.3 to 1.5	
P <sub>TOT</sub>	Power dissipation at T <sub>A</sub> < 60 °C	1.5.	W
T <sub>J</sub>	Junction temperature range	-40 to 150	°C
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C

## 2.2 Thermal data

Table 3. Thermal data

Symbol	Symbol Parameter		Value	Unit
R <sub>thJA</sub>	Maximum thermal resistance junction-ambient <sup>(1)</sup>	VFQFPN	60	°C/W

Package mounted on demonstration board.

Electrical characteristics L5980

# 3 Electrical characteristics

 $T_J$  = 25 °C,  $V_{CC}$  = 12 V, unless otherwise specified.

 Table 4.
 Electrical characteristics

Note	Ob. ad	Downwood	To at a sudition		Values		1114
V <sub>CC</sub> range         (i)         2.9         18           V <sub>CCON</sub> Turn on V <sub>CC</sub> threshold         (ii)         2.9         V           V <sub>CCHYS</sub> V <sub>CC</sub> UVLO hysteresis         (ii)         0.175         0.3           R <sub>DS(on)</sub> MOSFET on resistance         (iii)         140         170         mΩ           I <sub>LIM</sub> Maximum limiting current         1.0         1.3         1.6         A           Oscillator           F <sub>SW</sub> Switching frequency         225         250         275         kHz           V <sub>FSW</sub> FSW pin voltage         1.254         V           D Duty cycle         0         1000         kHz           Dynamic characteristics           V <sub>FB</sub> Feedback voltage         2.9 V < V <sub>CC</sub> < 18 V (ii)         0.593         0.6         0.607         V           DC characteristics           I <sub>Q</sub> Quiescent current         Duty cycle = 0, V <sub>FB</sub> = 0.8 V         2.4         mA           I <sub>QST-BY</sub> Total stand-by quiescent current         Duty cycle = 0, V <sub>FB</sub> = 0.8 V         2.4         mA           Inhibit           Inhibit           Inhibit         Device ON level         0         0.6         V           Devic	Symbol	Parameter	lest condition	Min	Тур	Max	Unit
VCCON   Turn on V <sub>CC</sub> threshold   (1)	$V_{CC}$		(1)	2.9		18	
Rosin   Mosfet on resistance   140   170   170   140   220   140   170   140   220   140   170   140   220   140   170   140   220   140   170   14	V <sub>CCON</sub>	Turn on V <sub>CC</sub> threshold	(1)			2.9	V
RDS(on)   MOSFET on resistance   (1)	V <sub>CCHYS</sub>	V <sub>CC</sub> UVLO hysteresis	(1)	0.175		0.3	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R <sub>DS(on)</sub>	MOSFET on resistance	(1)		_	_	mΩ
$F_{SW}  \text{Switching frequency}  \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>LIM</sub>	Maximum limiting current		1.0	1.3	1.6	Α
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Oscillator	1	I	l	I		
$\begin{array}{ c c c c }\hline D & Duty cycle & & & 0 & & 100 & \% \\ \hline F_{ADJ} & Adjustable switching frequency & R_{FSW} = 33  k\Omega & & 1000 & & kHz \\ \hline \textbf{Dynamic characteristics} \\ \hline \textbf{V}_{FB} & Feedback voltage & 2.9  \text{V} < \text{V}_{CC} < 18  \text{V}^{(1)} & 0.593 & 0.6 & 0.607 & \text{V} \\ \hline \textbf{DC characteristics} \\ \hline \textbf{I}_{Q} & Quiescent current & Duty cycle = 0, \\ \textbf{V}_{FB} = 0.8  \text{V} & & 2.4 & \text{mA} \\ \hline \textbf{I}_{QST-BY} & Total stand-by quiescent current & 20 & 30 & \muA \\ \hline \textbf{Inhibit} \\ \hline \textbf{INH threshold voltage} & Device ON level & 0.6 & V \\ \hline \textbf{Device OFF level} & 1.9 & & 0.6 & V \\ \hline \textbf{Soft-start} & INH = 0 & 7.5 & 10 & \muA \\ \hline \textbf{Soft-start} & FSW pin floating & 7.4 & 8.2 & 9.1 & ms \\ \hline \textbf{F}_{SW} = 1  \text{MHz}, \\ \textbf{R}_{FSW} = 33  \text{k}\Omega & 2 & & ms \\ \hline \end{array}$	F <sub>SW</sub>	Switching frequency	(1)	_	250		kHz
$\begin{array}{ c c c c }\hline D & Duty cycle & & & 0 & & 100 & \% \\ \hline F_{ADJ} & Adjustable switching frequency & R_{FSW} = 33  k\Omega & & 1000 & & kHz \\ \hline \textbf{Dynamic characteristics} \\ \hline \textbf{V}_{FB} & Feedback voltage & 2.9  \text{V} < \text{V}_{CC} < 18  \text{V}^{(1)} & 0.593 & 0.6 & 0.607 & \text{V} \\ \hline \textbf{DC characteristics} \\ \hline \textbf{I}_{Q} & Quiescent current & Duty cycle = 0, \\ \textbf{V}_{FB} = 0.8  \text{V} & & 2.4 & \text{mA} \\ \hline \textbf{I}_{QST-BY} & Total stand-by quiescent current & 20 & 30 & \muA \\ \hline \textbf{Inhibit} \\ \hline \textbf{INH threshold voltage} & Device ON level & 0.6 & V \\ \hline \textbf{Device OFF level} & 1.9 & & 0.6 & V \\ \hline \textbf{Soft-start} & INH = 0 & 7.5 & 10 & \muA \\ \hline \textbf{Soft-start} & FSW pin floating & 7.4 & 8.2 & 9.1 & ms \\ \hline \textbf{F}_{SW} = 1  \text{MHz}, \\ \textbf{R}_{FSW} = 33  \text{k}\Omega & 2 & & ms \\ \hline \end{array}$	V <sub>FSW</sub>	FSW pin voltage			1.254		V
$ \begin{array}{ c c c c c } \hline \textbf{PADJ} & \text{frequency} & \textbf{HFSW} = 33  \text{K}\Omega & 1000 & \text{KHZ} \\ \hline \textbf{Dynamic characteristics} \\ \hline \textbf{V}_{FB} & \text{Feedback voltage} & 2.9  \text{V} < \text{V}_{CC} < 18  \text{V}^{(1)} & 0.593 & 0.6 & 0.607 & \text{V} \\ \hline \textbf{DC characteristics} \\ \hline \textbf{I}_{Q} & \text{Quiescent current} & \text{Duty cycle} = 0, \\ \textbf{V}_{FB} = 0.8  \text{V} & 2.4 & \text{mA} \\ \hline \textbf{I}_{QST-BY} & \text{Total stand-by quiescent current} & 20 & 30 & \mu \text{A} \\ \hline \textbf{Inhibit} \\ \hline \textbf{INH threshold voltage} & Device ON level & 0.6 & \text{V} \\ \hline \textbf{Device OFF level} & 1.9 & 0.6 & \text{V} \\ \hline \textbf{INH current} & INH = 0 & 7.5 & 10 & \mu \text{A} \\ \hline \textbf{Soft-start} \\ \hline \textbf{T}_{SS} & \text{Soft-start duration} & FSW pin floating & 7.4 & 8.2 & 9.1 \\ \hline \textbf{F}_{SW} = 1  \text{MHz}, \\ \textbf{R}_{FSW} = 33  \text{k}\Omega & 2 & ms \\ \hline \end{array} $		Duty cycle		0		100	%
$V_{FB}  \text{Feedback voltage} \qquad 2.9 \ \text{V} < V_{CC} < 18 \ \text{V} \ ^{(1)} \qquad 0.593 \qquad 0.6 \qquad 0.607 \qquad \text{V}$ $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	F <sub>ADJ</sub>		R <sub>FSW</sub> = 33 kΩ		1000		kHz
$ \begin{array}{ c c c c c c } \hline \textbf{DC characteristics} \\ \hline I_Q & Quiescent current & Duty cycle = 0, \\ V_{FB} = 0.8 \text{ V} & 2.4 & \text{mA} \\ \hline I_{QST-BY} & Total stand-by quiescent current & 20 & 30 & \mu A \\ \hline \textbf{Inhibit} \\ \hline & INH threshold voltage & Device ON level & 0.6 & V \\ \hline Device OFF level & 1.9 & 0.6 & V \\ \hline Device OFF level & 1.9 & 0.6 & 0.6 & V \\ \hline \textbf{Device OFF level} & 1.9 & 0.6 & 0.6 & V \\ \hline \textbf{Soft-start} \\ \hline T_{SS} & Soft-start duration & FSW pin floating & 7.4 & 8.2 & 9.1 & ms \\ \hline F_{SW} = 1 \text{ MHz}, & 2 & 0.6 & 0.6 & 0.6 & 0.6 \\ \hline \textbf{F}_{SW} = 33 \text{ k}\Omega & 2 & 0.6 & 0.6 & 0.6 & 0.6 & 0.6 \\ \hline \textbf{NH current} & NH curr$	Dynamic c	haracteristics		1		•	
$\begin{array}{ c c c c c }\hline I_Q & Quiescent current & Duty cycle = 0, \\ \hline V_{FB} = 0.8 \ V & & & & 2.4 & mA \\ \hline I_{QST-BY} & Total stand-by quiescent current & & 20 & 30 & \mu A \\ \hline \hline \textbf{Inhibit} & & & & & & & 20 & 30 & \mu A \\ \hline \hline \textbf{Inhibit} & & & & & & & & & & & & & & & & & & &$	V <sub>FB</sub>	Feedback voltage	2.9 V < V <sub>CC</sub> < 18 V <sup>(1)</sup>	0.593	0.6	0.607	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DC charact	teristics		ı			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	IQ	Quiescent current				2.4	mA
	I <sub>QST-BY</sub>	, ,			20	30	μА
	Inhibit						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		IN III III III III III III III III III	Device ON level			0.6	.,
		INH threshold voltage	Device OFF level	1.9			V
$ T_{SS}  \text{Soft-start duration}  \begin{array}{c cccc} FSW \text{ pin floating} & 7.4 & 8.2 & 9.1 \\ \hline F_{SW} = 1 \text{ MHz}, & & & & \\ R_{FSW} = 33 \text{ k}\Omega & & & 2 \\ \hline \end{array}  \text{ms} $		INH current	INH = 0		7.5	10	μА
$T_{SS}$ Soft-start duration $F_{SW} = 1 \text{ MHz},$ $R_{FSW} = 33 \text{ k}\Omega$	Soft-start Soft-start						
$R_{FSW} = 33 \text{ k}\Omega$			FSW pin floating	7.4	8.2	9.1	
Error amplifier	$T_{SS}$	Soft-start duration			2		ms
	Error ampl	ifier		•		•	

Table 4. Electrical characteristics (continued)

Complete	Devementer	Tost condition		Values		Unit
Symbol	Parameter	Test condition	Min	Тур	Тур Мах	
V <sub>CH</sub>	High level output voltage	V <sub>FB</sub> < 0.6 V	3			V
V <sub>CL</sub>	Low level output voltage	V <sub>FB</sub> > 0.6 V			0.1	V
I <sub>FB</sub>	Bias source current	V <sub>FB</sub> = 0 V to 0.8 V		1		μА
I <sub>O SOURCE</sub>	Source COMP pin	$V_{FB} = 0.5 \text{ V}, V_{COMP} = 1 \text{ V}$		20		mA
I <sub>O SINK</sub>	Sink COMP pin	$V_{FB} = 0.7 \text{ V}, V_{COMP} = 1 \text{ V}$		25		mA
G <sub>V</sub>	Open loop voltage gain	(2)		100		dB
Synchroniz	ation function					
	High input voltage		2		3.3	V
	Low input voltage				1	V
	Slave sink current	V <sub>SYNCH</sub> = 2.9 V		0.7	0.9	mA
	Master output amplitude	I <sub>SOURCE</sub> = 4.5 mA	2.0			V
	Output pulse width	SYNCH floating		110		no
	Input pulse width		70			ns
Protection						
I <sub>FBDISC</sub>	FB disconnection source current			1		μА
т	Thermal shutdown			150		°C
T <sub>SHDN</sub>	Hysteresis			30		

<sup>1.</sup> Specification referred to  $T_J$  from -40 to +125 °C. Specification in the -40 to +125 °C temperature range are assured by design, characterization and statistical correlation.

<sup>2.</sup> Guaranteed by design.

## 4 Functional description

The L5980 is based on a "voltage mode", constant frequency control. The output voltage  $V_{OUT}$  is sensed by the feedback pin (FB) compared to an internal reference (0.6 V) providing an error signal that, compared to a fixed frequency sawtooth, controls the on and off time of the power switch.

The main internal blocks are shown in the block diagram in *Figure 3*. They are:

- A fully integrated oscillator that provides sawtooth to modulate the duty cycle and the synchronization signal. Its switching frequency can be adjusted by and external resistor. The voltage and frequency feed forward are implemented.
- The soft-start circuitry to limit inrush current during the start up phase.
- The voltage mode error amplifier
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switch.
- The high-side driver for embedded p-channel power MOSFET switch.
- The peak current limit sensing block, to handle overload and short circuit conditions.
- A voltage regulator and internal reference. It supplies internal circuitry and provides a fixed internal reference.
- A voltage monitor circuitry (UVLO) that checks the input and internal voltages.
- A thermal shutdown block, to prevent thermal run away.

VCC REGULATOR TRIMMING UVLO BANDGAP INF INHIBIT PEAK CURRENT 3.370 0.679 THERMAL SHUTDOWN START PWM FE COME SYNCH **FSW** OSCILLATOR PHASE SHIFT οŭτ SYNCH GŇD

Figure 3. Block diagram

#### 4.1 Oscillator and synchronization

Figure 4 shows the block diagram of the oscillator circuit. The internal oscillator provides a constant frequency clock. Its frequency depends on the resistor externally connect to FSW pin. In case the FSW pin is left floating the frequency is 250 kHz; it can be increased as shown in Figure 6 by external resistor connected to ground.

To improve the line transient performance keeping the PWM gain constant versus the input voltage, the voltage feed forward is implemented by changing the slope of the sawtooth according to the input voltage change (see *Figure 5*.a).

The slope of the sawtooth also changes if the oscillator frequency is increased by the external resistor. In this way a frequency feed forward is implemented (Figure 5.b) in order to keep the PWM gain constant versus the switching frequency (see Section 5.4 for PWM gain expression).

On the SYNCH pin the synchronization signal is generated. This signal has a phase shift of 180° with respect to the clock. This delay is useful when two devices are synchronized connecting the SYNCH pin together. When SYNCH pins are connected, the device with higher oscillator frequency works as Master, so the Slave device switches at the frequency of the Master but with a delay of half a period. This minimizes the RMS current flowing through the input capacitor [see L5988D data sheet].

**FSW** Clock SYNCH Synchronization Generator Ramp Sawtooth Generator

Figure 4. Oscillator circuit block diagram

The device can be synchronized to work at higher frequency feeding an external clock signal. The synchronization changes the sawtooth amplitude, changing the PWM gain (Figure 5.c). This changing has to be taken into account when the loop stability is studied. To minimize the change of the PWM gain, the free running frequency should be set (with a resistor on FSW pin) only slightly lower than the external clock frequency. This pre-adjusting of the frequency will change the sawtooth slope in order to get negligible the truncation of sawtooth, due to the external synchronization.





Figure 5. Sawtooth: voltage and frequency feed forward; external synchronization





## 4.2 Soft-start

The soft-start is essential to assure correct and safe start up of the step-down converter. It avoids inrush current surge and makes the output voltage increases monothonically.


The soft-start is performed by a staircase ramp on the non-inverting input ( $V_{REF}$ ) of the error amplifier. So the output voltage slew rate is:

## **Equation 1**

$$SR_{OUT} = SR_{VREF} \cdot \left(1 + \frac{R1}{R2}\right)$$

where SR<sub>VREF</sub> is the slew rate of the non-inverting input while R1 and R2 the resistor divider to regulate the output voltage (see *Figure 7*). The soft-start stair case consists of 64 steps of 9.5 mV each one, from 0 V to 0.6 V. The time base of one step is of 32 clock cycles. So the soft-start time and then the output voltage slew rate depend on the switching frequency.

Figure 7. Soft-start scheme



Soft-start time results:

## **Equation 2**

$$SS_{TIME} = \frac{32 \cdot 64}{Fsw}$$

For example with a switching frequency of 250 kHz the  $SS_{\text{TIME}}$  is 8 ms.

## 4.3 Error amplifier and compensation

The error amplifier (E/A) provides the error signal to be compared with the sawtooth to perform the pulse width modulation. Its non-inverting input is internally connected to a 0.6 V voltage reference, while its inverting input (FB) and output (COMP) are externally available for feedback and frequency compensation. In this device the error amplifier is a voltage mode operational amplifier so with high DC gain and low output impedance.

The uncompensated error amplifier characteristics are the following:

Table 5. Uncompensated error amplifier characteristics

Error amplifier	Value
Low frequency gain	100 dB
GBWP	4.5 MHz
Slew rate	7 V/μs
Output voltage swing	0 to 3.3 V
Maximum source/sink current	25 mA/40 mA

In continuos conduction mode (CCM), the transfer function of the power section has two poles due to the LC filter and one zero due to the ESR of the output capacitor. Different kinds of compensation networks can be used depending on the ESR value of the output capacitor. In case the zero introduced by the output capacitor helps to compensate the double pole of the LC filter a type II compensation network can be used. Otherwise, a type III compensation network has to be used (see *Chapter 5.4* for details about the compensation network selection).

Anyway the methodology to compensate the loop is to introduce zeros to obtain a safe phase margin.




## 4.4 Overcurrent protection

The L5980 implements the overcurrent protection sensing current flowing through the power MOSFET. Due to the noise created by the switching activity of the power MOSFET, the current sensing is disabled during the initial phase of the conduction time. This avoids an erroneous detection of a fault condition. This interval is generally known as "masking time" or "blanking time". The masking time is about 200 ns.

When the overcurrent is detected, two different behaviors are possible depending on the operating condition.

- Output voltage in regulation. When the overcurrent is sensed, the power MOSFET is switched off and the internal reference (V<sub>REF</sub>), that biases the non-inverting input of the error amplifier, is set to zero and kept in this condition for a soft-start time (T<sub>SS</sub>, 2048 clock cycles). After this time, a new soft-start phase takes place and the internal reference begins ramping (see *Figure 8*.a).
- 2. Soft-start phase. If the overcurrent limit is reached the power MOSFET is turned off implementing the pulse by pulse overcurrent protection. During the soft-start phase, under overcurrent condition, the device can skip pulses in order to keep the output current constant and equal to the current limit. If at the end of the "masking time" the current is higher than the overcurrent threshold, the power MOSFET is turned off and it will skip one pulse. If, at the next switching on at the end of the "masking time" the current is still higher than the threshold, the device will skip two pulses. This mechanism is repeated and the device can skip up to seven pulses. While, if at the end of the "masking time" the current is lower than the overcurrent threshold, the number of skipped cycles is decreased of one unit. At the end of soft-start phase the output voltage is in regulation and if the overcurrent persists the behavior explained above takes place. (see Figure 8.b)

So the overcurrent protection can be summarized as an "hiccup" intervention when the output is in regulation and a constant current during the soft-start phase. If the output is shorted to ground when the output voltage is on regulation, the overcurrent is triggered and the device starts cycling with a period of 2048 clock cycles between "hiccup" (power MOSFET off and no current to the load) and "constant current" with very short on-time and with reduced switching frequency (up to one eighth of normal switching frequency). See *Figure 30* for short circuit behavior.



## Figure 8. Overcurrent protection strategy

## 4.5 Inhibit function

The inhibit feature allows to put in stand-by mode the device. With INH pin higher than 1.9 V the device is disabled and the power consumption is reduced to less than 30  $\mu$ A. With INH pin lower than 0.6 V, the device is enabled. If the INH pin is left floating, an internal pull up ensures that the voltage at the pin reaches the inhibit threshold and the device is disabled. The pin is also VCC compatible.

## 4.6 Hysteretic thermal shutdown

The thermal shutdown block generates a signal that turns off the power stage if the junction temperature goes above 150 °C. Once the junction temperature goes back to about 130 °C, the device restarts in normal operation. The sensing element is very close to the PDMOS area, so ensuring an accurate and fast temperature detection.

## 5 Application information

## 5.1 Input capacitor selection

The capacitor connected to the input has to be capable to support the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.

So the input capacitor must have a RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

#### **Equation 3**

$$I_{RMS} = I_O \cdot \sqrt{D - \frac{2 \cdot D^2}{\eta} + \frac{D^2}{\eta^2}}$$

Where Io is the maximum DC output current, D is the duty cycle,  $\eta$  is the efficiency. Considering  $\eta = 1$ , this function has a maximum at D = 0.5 and it is equal to Io/2.

In a specific application the range of possible duty cycles has to be considered in order to find out the maximum RMS input current. The maximum and minimum duty cycles can be calculated as:

## **Equation 4**

$$D_{MAX} = \frac{V_{OUT} + V_{F}}{V_{INMIN} - V_{SW}}$$

and

#### **Equation 5**

$$D_{MIN} = \frac{V_{OUT} + V_{F}}{V_{INMAX} - V_{SW}}$$

Where  $V_F$  is the forward voltage on the freewheeling diode and  $V_{SW}$  is voltage drop across the internal PDMOS. In *Table 6.* some multi layer ceramic capacitors suitable for this device are reported

Table 6. Input MLCC capacitors

Manufacturers	Series	Cap value (μF)	Rated voltage (V)
MURATA	GRM31	10	25
WIONAIA	GRM55	10	25
TDK	C3225	10	25

## 5.2 Inductor selection

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value in order to have the expected current ripple has to be selected. The rule to fix the current ripple value is to have a ripple at 20%-40% of the output current. The inductance value can be calculated by the following equation:

#### **Equation 6**

$$\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{I} \cdot T_{ON} = \frac{V_{OUT} + V_{F}}{I} \cdot T_{OFF}$$

Where  $T_{ON}$  is the conduction time of the internal high side switch and  $T_{OFF}$  is the conduction time of the external diode (in CCM,  $F_{SW}$  = 1 / ( $T_{ON}$  +  $T_{OFF}$ )). The maximum current ripple, at fixed Vout, is obtained at maximum  $T_{OFF}$  that is at minimum duty cycle (see previous section to calculate minimum duty). So fixing  $\Delta I_L$  = 20% to 40% of the maximum output current, the minimum inductance value can be calculated:

## **Equation 7**

$$L_{MIN} = \frac{V_{OUT} + V_{F}}{\Delta I_{MAX}} \cdot \frac{1 - D_{MIN}}{F_{SW}}$$

where  $F_{SW}$  is the switching frequency,  $1/(T_{ON}+T_{OFF}).$ 

For example for  $V_{OUT}$  = 3.3 V,  $V_{IN}$  = 12 V,  $I_{O}$  = 0.7 A and  $F_{SW}$  = 250 kHz the minimum inductance value to have  $\Delta I_{L}$  = 30% of  $I_{O}$  is about 45  $\mu$ H.

The peak current through the inductor is given by:

#### **Equation 8**

$$I_{L, PK} = I_O + \frac{\Delta I_L}{2}$$

So if the inductor value decreases, the peak current (that has to be lower than the current limit of the device) increases. The higher is the inductor value, the higher is the average output current that can be delivered, without reaching the current limit.

In the table below some inductor part numbers are listed.

Table 7. Inductors

Manufacturer	Series	Inductor value (μH)	Saturation current (A)
Wurth	PD3 L	33 to 68	1.35 to 1.8
Coilcraft	MSS1038	39 to 68	1.62 to 2.04
Colician	LPS6235	12 to 33	1.4 to 2.2
Coiltronics	DRQ73	10 to 22	1.67 to 2.47
Controllics	LD2	27 to 47	1.64 to 2.1
SUMIDA	CDR6D28MN	10 to 22	1.65 to 2.5
SOMIDA	CDRH105RNP	27 to 56	1.9 to 2.7

## 5.3 Output capacitor selection

The current in the capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge and discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor has to be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

#### **Equation 9**

$$\Delta V_{OUT} = ESR \cdot \Delta I_{MAX} + \frac{\Delta I_{MAX}}{8 \cdot C_{OUT} \cdot f_{SW}}$$

Usually the resistive component of the ripple is much higher than the capacitive one, if the output capacitor adopted is not a multi layer ceramic capacitor (MLCC) with very low ESR value.

The output capacitor is important also for loop stability: it fixes the double LC filter pole and the zero due to its ESR. In *Chapter 5.4*, it will be illustrated how to consider its effect in the system stability.

For example with  $V_{OUT}=3.3$  V,  $V_{IN}=12$  V,  $\Delta I_L=0.21$  A (resulting by the inductor value), in order to have a  $\Delta V_{OUT}=0.01 \cdot V_{OUT}$ , if the multi layer capacitor are adopted, 10  $\mu F$  are needed and the ESR effect on the output voltage ripple can be neglected. In case of not negligible ESR (electrolytic or tantalum capacitors), the capacitor is chosen taking into account its ESR value. So in case of 100  $\mu F$  with ESR = 40 m $\Omega$ , the resistive component of the drop dominates and the voltage ripple is 8.4 mV

The output capacitor is also important to sustain the output voltage when a load transient with high slew rate is required by the load. When the load transient slew rate exceeds the system bandwidth the output capacitor provides the current to the load. So if the high slew rate load transient is required by the application the output capacitor and system bandwidth have to be chosen in order to sustain the load transient.

In the table below some capacitor series are listed.

Table 8. Output capacitors

Manufacturer	Series	Cap value (μF)	Rated voltage (V)	ESR (m $\Omega$ )
MURATA	GRM32	22 to 100	6.3 to 25	< 5
WOTATA	GRM31	10 to 47	6.3 to 25	< 5
PANASONIC	ECJ	10 to 22	6.3	< 5
FANASONIC	EEFCD	10 to 68	6.3	15 to 55
SANYO	TPA/B/C	100 to 470	4 to 16	40 to 80
TDK	C3225	22 to 100	6.3	< 5

## 5.4 Compensation network

The compensation network has to assure stability and good dynamic performance. The loop of the L5980 is based on the voltage mode control. The error amplifier is a voltage operational amplifier with high bandwidth. So selecting the compensation network the E/A will be considered as ideal, that is, its bandwidth is much larger than the system one.

The transfer functions of PWM modulator and the output LC filter are studied (see). The transfer function of the PWM modulator, from the error amplifier output (COMP pin) to the OUT pin, results:

## **Equation 10**

$$G_{PW0} = \frac{V_{IN}}{V_{s}}$$

where  $V_S$  is the sawtooth amplitude. As seen in *Chapter 4.1*, the voltage feed forward generates a sawtooth amplitude directly proportional to the input voltage, that is:

## **Equation 11**

$$V_S = K \cdot V_{IN}$$


In this way the PWM modulator gain results constant and equals to:

## **Equation 12**

$$G_{PW0} = \frac{V_{IN}}{V_s} = \frac{1}{K} = 9$$

The synchronization of the device with an external clock provided trough SYNCH pin can modifies the PWM modulator gain (see *Chapter 4.1* to understand how this gain changes and how to keep it constant in spite of the external synchronization).

Figure 9. The error amplifier, the PWM modulator and the LC output filter



The transfer function on the LC filter is given by:

$$G_{LC}(s) = \frac{1 + \frac{s}{2\pi \cdot f_{zESR}}}{1 + \frac{s}{2\pi \cdot Q \cdot f_{LC}} + \left(\frac{s}{2\pi \cdot f_{LC}}\right)^2}$$

where:

## **Equation 14**

$$f_{LC} = \frac{1}{2\pi \cdot \sqrt{L \cdot C_{OUT}} \cdot \sqrt{1 + \frac{ESR}{R_{OUT}}}}, \qquad f_{zESR} = \frac{1}{2\pi \cdot ESR \cdot C_{OUT}}$$

## **Equation 15**

$$Q = \frac{\sqrt{R_{OUT} \cdot L \cdot C_{OUT} \cdot (R_{OUT} + ESR)}}{L + C_{OUT} \cdot R_{OUT} \cdot ESR}, \qquad R_{OUT} = \frac{V_{OUT}}{I_{OUT}}$$

As seen in *Chapter 4.3* two different kind of network can compensate the loop. In the two following paragraph the guidelines to select the type II and type III compensation network are illustrated.

## 5.4.1 Type III compensation network

The methodology to stabilize the loop consists of placing two zeros to compensate the effect of the LC double pole, so increasing phase margin; then to place one pole in the origin to minimize the dc error on regulated output voltage; finally to place other poles far away the zero dB frequency.

If the equivalent series resistance (ESR) of the output capacitor introduces a zero with a frequency higher than the desired bandwidth (that is:  $2\pi$  \* ESR \*  $C_{OUT}$  < 1/BW), the type III compensation network is needed. Multi layer ceramic capacitors (MLCC) have very low ESR (< 1 m $\Omega$ ), with very high frequency zero, so type III network is adopted to compensate the loop.

In *Figure 10* the type III compensation network is shown. This network introduces two zeros  $(f_{Z1}, f_{Z2})$  and three poles  $(f_{P0}, f_{P1}, f_{P2})$ . They expression are:


## **Equation 16**

$$f_{Z1} = \frac{1}{2\pi \cdot C_3 \cdot (R_1 + R_3)}, \quad f_{Z2} = \frac{1}{2\pi \cdot R_4 \cdot C_4}$$

577


$$f_{P0} = 0,$$
  $f_{P1} = \frac{1}{2\pi \cdot R_3 \cdot C_3},$   $f_{P2} = \frac{1}{2\pi \cdot R_4 \cdot \frac{C_4 \cdot C_5}{C_4 + C_5}}$ 

Figure 10. Type III compensation network



In Figure 11 the Bode diagram of the PWM and LC filter transfer function ( $G_{PW0} \cdot G_{LC}(f)$ ) and the open loop gain ( $G_{LOOP}(f) = G_{PW0} \cdot G_{LC}(f) \cdot G_{TYPEIII}(f)$ ) are drawn.

Figure 11. Open loop gain: module Bode diagram



The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follow:

- 1. Choose a value for  $R_1,$  usually between 1  $k\Omega$  and 5  $k\Omega$
- 2. Choose a gain  $(R_4/R_1)$  in order to have the required bandwidth (BW), that means:

**577** 

$$R_4 = \frac{BW \cdot K}{f_{LC}} \cdot R_1$$

where K is the feed forward constant and 1/K is equals to 9.

3. Calculate C<sub>4</sub> by placing the zero at 50% of the output filter double pole frequency (f<sub>LC</sub>):

## **Equation 19**

$$C_4 = \frac{1}{\pi \cdot R_4 \cdot f_{LC}}$$

4. Calculate C<sub>5</sub> by placing the second pole at four times the system bandwidth (BW):

#### **Equation 20**

$$C_5 = \frac{C_4}{2\pi \cdot R_4 \cdot C_4 \cdot 4 \cdot BW - 1}$$

5. Set also the first pole at four times the system bandwidth and also the second zero at the output filter double pole:

## **Equation 21**

$$R_3 = \frac{R_1}{\frac{4 \cdot BW}{f_{LC}} - 1},$$
  $C_3 = \frac{1}{2\pi \cdot R_3 \cdot 4 \cdot BW}$ 

The suggested maximum system bandwidth is equals to the switching frequency divided by 3.5 ( $F_{SW}/3.5$ ), anyway lower than 100 kHz if the  $F_{SW}$  is set higher than 500 kHz.

For example with V<sub>OUT</sub> = 3.3 V, V<sub>IN</sub> = 12 V, I<sub>O</sub> = 0.7 A, L = 47  $\mu$ H, C<sub>OUT</sub> = 22  $\mu$ F, ESR < 1 m $\Omega$ , the type III compensation network is:

$$R_1 = 4.99 k\Omega$$
,  $R_2 = 1.1 k\Omega$ ,  $R_3 = 120 \Omega$ ,  $R_4 = 5.6 k\Omega$ ,  $C_3 = 6.8 nF$ ,  $C_4 = 10 nF$ ,  $C_5 = 100 pF$ 

In *Figure 12* is shown the module and phase of the open loop gain. The bandwidth is about 57 kHz and the phase margin is 45°.





Figure 12. Open loop gain Bode diagram with ceramic output capacitor

## 5.4.2 Type II compensation network

If the equivalent series resistance (ESR) of the output capacitor introduces a zero with a frequency lower than the desired bandwidth (that is:  $2\pi$  \* ESR \*  $C_{OUT}$  > 1/BW), this zero helps stabilize the loop. Electrolytic capacitors show not negligible ESR (>30 m $\Omega$ ), so with this kind of output capacitor the type II network combined with the zero of the ESR allows stabilizing the loop.

In Figure 13 the type II network is shown.

Figure 13. Type II compensation network



The singularities of the network are:

$$f_{Z1} = \frac{1}{2\pi \cdot R_4 \cdot C_4}, \qquad f_{P0} = 0, \qquad f_{P1} = \frac{1}{2\pi \cdot R_4 \cdot \frac{C_4 \cdot C_5}{C_4 + C_5}}$$

In *Figure 14* the Bode diagram of the PWM and LC filter transfer function  $(G_{PW0} \cdot G_{LC}(f))$  and the open loop gain  $(G_{LOOP}(f) = G_{PW0} \cdot G_{LC}(f) \cdot G_{TYPEII}(f))$  are drawn.

 $G_{LOOP}(f) = G_{PW0} \cdot G_{LC}(f) \cdot G_{Typell}(f)$   $G_{PW0} \cdot G_{LC}(f)$  fzESR fpLC fpLC

Figure 14. Open loop gain: module Bode diagram

The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follow:

- 1. Choose a value for  $R_1$ , usually between 1  $k\Omega$  and 5  $k\Omega$ , in order to have values of C4 and C5 not comparable with parasitic capacitance of the board.
- 2. Choose a gain  $(R_4/R_1)$  in order to have the required bandwidth (BW), that means:

## **Equation 22**

$$R_4 = \left(\frac{f_{ESR}}{f_{LC}}\right)^2 \cdot \frac{BW}{f_{ESR}} \cdot \frac{V_S}{V_{IN}} \cdot R_1$$

Where f<sub>ESR</sub> is the ESR zero:

## **Equation 23**

$$f_{ESR} = \frac{1}{2\pi \cdot ESR \cdot C_{OUT}}$$

and Vs is the saw-tooth amplitude. The voltage feed forward keeps the ratio Vs/Vin constant.

3. Calculate C<sub>4</sub> by placing the zero one decade below the output filter double pole:

## **Equation 24**

$$C_4 = \frac{10}{2\pi \cdot R_4 \cdot f_{LC}}$$

 Then calculate C<sub>3</sub> in order to place the second pole at four times the system bandwidth (BW):

**577** 

$$C_5 = \frac{C_4}{2\pi \cdot R_4 \cdot C_4 \cdot 4 \cdot BW - 1}$$

For example with V<sub>OUT</sub> = 1.2 V, V<sub>IN</sub> = 12 V, I<sub>O</sub> = 0.7 A, L = 22  $\mu$ H, C<sub>OUT</sub> = 220  $\mu$ F, ESR = 50 m $\Omega$ , the type II compensation network is:

$$R_1 = 1.1k\Omega$$
,  $R_2 = 249\Omega$ ,  $R_4 = 12k\Omega$ ,  $C_4 = 47nF$ ,  $C_5 = 68pF$ 

In *Figure 15* is shown the module and phase of the open loop gain. The bandwidth is about 35 kHz and the phase margin is  $49^{\circ}$ .

57




Figure 15. Open loop gain Bode diagram with electrolytic/tantalum output capacitor

## 5.5 Thermal considerations

The thermal design is important to prevent the thermal shutdown of device if junction temperature goes above 150 °C. The three different sources of losses within the device are:

 a) conduction losses due to the not negligible R<sub>DS(on)</sub> of the power switch; these are equal to:

## **Equation 26**

$$P_{ON} = R_{DS(on)} \cdot (I_{OUT})^2 \cdot D$$

Where D is the duty cycle of the application and the maximum  $R_{DS(on)}$  is 300 m $\Omega$ . Note that the duty cycle is theoretically given by the ratio between  $V_{OUT}$  an  $V_{IN}$ , but actually it is quite higher to compensate the losses of the regulator. So the conduction losses increases compared with the ideal case.

switching losses due to power MOSFET turn ON and OFF; these can be calculated as:

#### **Equation 27**

$$P_{SW} = V_{IN} \cdot I_{OUT} \cdot \frac{(T_{RISE} + T_{FALL})}{2} \cdot F_{SW} = V_{IN} \cdot I_{OUT} \cdot T_{SW} \cdot F_{SW}$$

Where  $T_{RISE}$  and  $T_{FALL}$  are the overlap times of the voltage across the power switch ( $V_{DS}$ ) and the current flowing into it during turn ON and turn OFF phases, as shown in *Figure 16*.  $T_{SW}$  is the equivalent switching time. For this device the typical value for the equivalent switching time is 50 ns.

c) Quiescent current losses, calculated as:

#### **Equation 28**

$$P_O = V_{IN} \cdot I_O$$

where  $I_Q$  is the quiescent current ( $I_Q = 2.4$  mA).

The junction temperature  $T_J$  can be calculated as:

## **Equation 29**

$$T_J = T_A + Rth_{JA} \cdot P_{TOT}$$

Where T<sub>A</sub> is the ambient temperature and P<sub>TOT</sub> is the sum of the power losses just seen.

 $R_{thJA}$  is the equivalent thermal resistance junction to ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction to the ambient. For this device the path through the exposed pad is the one conducting the largest amount

57

Doc ID 13003 Rev 6

27/42

of heat. The  $R_{thJA}$  measured on the demonstration board described in the following paragraph is about 60 °C/W.




Figure 16. Switching losses

## 5.6 Layout considerations

The PC board layout of switching DC/DC regulator is very important to minimize the noise injected in high impedance nodes and interferences generated by the high switching current loops.

In a step-down converter the input loop (including the input capacitor, the power MOSFET and the free wheeling diode) is the most critical one. This is due to the fact that the high value pulsed current are flowing through it. In order to minimize the EMI, this loop has to be as short as possible.

The feedback pin (FB) connection to external resistor divider is a high impedance node, so the interferences can be minimized placing the routing of feedback node as far as possible from the high current paths. To reduce the pick up noise the resistor divider has to be placed very close to the device.


To filter the high frequency noise, a small capacitor (100 nF) can be added as close as possible to the input voltage pin of the device.

Thanks to the exposed pad of the device, the ground plane helps to reduce the thermal resistance junction to ambient; so a large ground plane enhances the thermal performance of the converter allowing high power conversion.

In Figure 17 a layout example is shown.



Figure 17. Layout example



# 5.7 Application circuit

In *Figure 18* the demonstration board application circuit is shown.

Figure 18. Demonstration board application circuit




Table 9. Component list

Reference	Part number	Description	Manufacturer
C1	GRM31CR61E106KA12	10 μF, 25 V	MURATA
C2	GRM32ER61E226KE15	22 μF, 25 V	MURATA
С3		3.3 nF, 50 V	
C4		10 nF, 50 V	
C5		150 pF, 50 V	
C6		68 nF, 25 V	
R1		4.99 kΩ, 1%, 0.1 W 0603	
R2		1.1 kΩ, 1%, 0.1 W 0603	
R3		180 Ω, 1%, 0.1 W 0603	
R4		3.9 kΩ, 1%, 0.1 W 0603	
R5		100 kΩ, 1%, 0.1 W 0603	
D1	STPS2L25V	2 A, 25 V	STMicroelectronics
L1	7447779115	15 μH, 20%, 2.2 A	Wurth elektronik

Figure 19. PCB layout (component side)




Figure 20. PCB layout (bottom side)





Figure 21. PCB layout (front side)




47/

Doc ID 13003 Rev 6

31/42

Figure 22. Junction temperature vs output current

Figure 23. Junction temperature vs output current







Figure 24. Junction temperature vs output current

Figure 25. Efficiency vs output current






Figure 26. Efficiency vs output current

Figure 27. Efficiency vs output current




Figure 28. Load regulation

0.14 F<sub>SW</sub>=250KHz 0.12 **AVFB/VFB** [%] 0.1 0.08 V<sub>cc</sub>=3.3V 0.06 V<sub>cc</sub>=5.0V 0.04 0.02 0.6 0.7 0.1 0.2 0.3 0.5 lo [A]

Figure 29. Line regulation




Figure 30. Short circuit behavior

OUT 10V/div OUTPUT SHORTED 250mA/div Time base 5ms/div

Figure 31. Load transient: from 0.1 A to 0.7 A





Figure 32. Soft-start



577

Doc ID 13003 Rev 6

33/42

Application ideas L5980


## 6 Application ideas

## 6.1 Positive buck-boost

The L5980 can implement the step up/down converter with a positive output voltage.

Figure 33 shows the schematic: one power MOSFET and one Schottky diode are added to the standard buck topology to provide 12 V output voltage with input voltage from 2.9 V to 18 V

Figure 33. Positive buck-boost regulator



The relationship between input and output voltage is:

## **Equation 30**

$$V_{OUT} = V_{IN} \cdot \frac{D}{1 - D}$$

So the duty cycle is:

## **Equation 31**

$$D = \frac{V_{OUT}}{V_{OUT} + V_{IN}}$$

The output voltage isn't limited by the maximum operating voltage of the device (18 V), because the output voltage is sensed only through the resistor divider. The external power MOSFET maximum drain to source voltage, must be higher than output voltage; the maximum gate to source voltage must be higher than the input voltage (in *Figure 33*, if  $V_{IN}$  is higher than 16 V, the gate must be protected through zener diode and resistor)

The current flowing through the internal power MOSFET is transferred to the load only during the OFF time, so according to the maximum DC switch current (0.7 A), the maximum output current for the buck boost topology can be calculated from the following equation.

L5980 Application ideas

## **Equation 32**

$$I_{SW} = \frac{I_{OUT}}{1 - D} < 0.7 \text{ A}$$

where  $I_{SW}$  is the average current in the embedded power MOSFET in the ON time.

To chose the right value of the inductor and to manage transient output current, that for short time can exceed the maximum output current calculated by *Equation 32*, also the peak current in the power MOSFET has to be calculated. The peak current, showed in *Equation 33*, must be lower than the minimum current limit (1.0 A)

## **Equation 33**

$$I_{SW,PK} = \frac{I_{OUT}}{1 - D} \cdot \left[1 + \frac{r}{2}\right] < 1.0A$$

$$r = \frac{V_{OUT}}{I_{OUT} \cdot L \cdot F_{SW}} \cdot (1 - D)^{2}$$

Where r is defined as the ratio between the inductor current ripple and the inductor DC current.

So in the buck boost topology the maximum output current depends on the application conditions (firstly input and output voltage, secondly switching frequency and inductor value).

In *Figure 34* the maximum output current for the above configuration is depicted varying the input voltage from 2.9 V to 18 V.

The dashed line considers a more accurate estimation of the duty cycles given by *Equation 34*, where power losses across diodes, external power MOSFET, internal power MOSFET are taken into account.

**Application ideas** L5980

0.5 Io [A] 0.2 10 12 14 16 18 Vin [V]

Maximum output current according to max DC switch current (0.7 A): V<sub>O</sub>=12V

## **Equation 34**

$$D = \frac{V_{OUT} + 2 \cdot V_{D}}{V_{IN} - V_{SW} - V_{SWE} + V_{OUT} + 2 \cdot V_{D}}$$

where  $V_D$  is the voltage drop across diodes,  $V_{SW}$  and  $V_{SWE}$  across the internal and external power MOSFET.

#### **Inverting buck-boost** 6.2

The L5980 can implement the step up/down converter with a negative output voltage.

Figure 33 shows the schematic to regulate -5 V: no further external components are added to the standard buck topology.

The relationship between input and output voltage is:

## **Equation 35**

$$V_{OUT} = -V_{IN} \cdot \frac{D}{1 - D}$$

So the duty cycle is:

## **Equation 36**

Downloaded from Elcodis.com electronic components distributor


$$D = \frac{V_{OUT}}{V_{OUT} - V_{IN}}$$

Doc ID 13003 Rev 6 36/42

L5980 Application ideas

As in the positive one, in the inverting buck-boost the current flowing through the power MOSFET is transferred to the load only during the OFF time. So according to the maximum DC switch current (0.7 A), the maximum output current can be calculated from the *Equation 32*, where the duty cycle is given by *Equation 36*.

Figure 35. Inverting buck-boost regulator




The GND pin of the device is connected to the output voltage so, given the output voltage, input voltage range is limited by the maximum voltage the device can withstand across VCC and GND (18 V). Thus if the output is -5 V the input voltage can range from 2.9 V to 13 V.

As in the positive buck-boost, the maximum output current according to application conditions is shown in *Figure 36*. The dashed line considers a more accurate estimation of the duty cycles given by *Equation 37*, where power losses across diodes and internal power MOSFET are taken into account.

## **Equation 37**

$$D = \frac{V_{OUT} - V_{D}}{-V_{IN} - V_{SW} + V_{OUT} - V_{D}}$$

Figure 36. Max output current according to max DC switch current (0.7 A): V<sub>O</sub>=-5 V



577

Doc ID 13003 Rev 6

37/42

# 7 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.



Table 10. VFQFPN8 (3 x 3 x 1.08 mm) mechanical data

Dim.	mm			inch		
	Min	Тур	Max	Min	Тур	Max
Α	0.80	0.90	1.00	0.0315	0.0354	0.0394
A1		0.02	0.05		0.0008	0.0020
A2		0.70			0.0276	
A3		0.20			0.0079	
b	0.18	0.23	0.30	0.0071	0.0091	0.0118
D	2.95	3.00	3.05	0.1161	0.1181	0.1200
D2	2.23	2.38	2.48	0.0878	0.0937	0.0976
Е	2.95	3.00	3.05	0.1161	0.1181	0.1200
E2	1.49	1.64	1.74	0.0587	0.0646	0.0685
е		0.50			0.0197	
L	0.30	0.40	0.50	0.0118	0.0157	0.0197
ddd			0.08			0.0031

Figure 37. Package dimensions



**577** 

Doc ID 13003 Rev 6

39/42

Order codes L5980

# 8 Order codes

Table 11. Order codes

Order codes	Package	Packaging	
L5980	VFQFPN8 (3 x 3 x 1.08 mm)	Tube	
L5980TR	VI QI FINO (3 X 3 X 1.00 IIIIII)	Tube and reel	

L5980 Revision history

# 9 Revision history

Table 12. Document revision history

Date	Revision	Changes	
21-Dec-2006	1	Initial release	
18-Oct-2007	2	Document status promoted from preliminary data to datasheet	
09-Sep-2008	3	Updated: Cover page, Figure 2 on page 4, Figure 8 on page 14, Figure 9 on page 18, Figure 17 on page 29, Figure 18 on page 30, Table 4 on page 6, Table 8 on page 17, Table 10 on page 39 Added: Table 3 on page 5	
27-Jan-2009	4	Updated Equation 18	
15-Jun-2009	5	Updated Table 4 on page 6 and Figure 6 on page 10	
16-Nov-2009	v-2009 6 Updated Figure 19, Figure 20 and Figure 21 Added Section 6 on page 34		

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

