

Single-chip Type with Built-in FET Switching Regulator Series

Output 2A or More High-efficiency Step-down Switching Regulator with Built-in Power MOSFET


BD9141MUV

No.09027EBT37

●Description

ROHM's high efficiency step-down switching regulator BD9141MUV is a power supply designed to produce a low voltage including 5.0/3.3 volts from 2 lithium cell power supply line. Offers high efficiency with our original pulse skip control technology and synchronous rectifier. Employs a current mode control system to provide faster transient response to sudden change in load.

●Features

- 1) Offers fast transient response with current mode PWM control system.
- 2) Offers highly efficiency for all load range with synchronous rectifier (Nch/Pch FET) and SLLM (Simple Light Load Mode)
- 3) Incorporates soft-start function.
- 4) Incorporates thermal protection and ULVO functions.
- 5) Incorporates short-current protection circuit with time delay function.
- 6) Incorporates shutdown function
- 7) Employs small surface mount package : VQFN020V4040

●Applications

Power supply for LSI including DSP, Micro computer and ASIC

●Line up matrix

Parameter	Symbol	Limits	Unit
Vcc Voltage	Vcc	-0.3~+15 ^{*1}	V
PVcc Voltage	PVcc	-0.3~+15 ^{*1}	V
EN Voltage	VEN	-0.3~+15	V
SW,ITH Voltage,VREG	VSW,VITH, VREG	-0.3~+15	V
Power Dissipation 1	Pd1	0.34 ^{*2}	W
Power Dissipation 2	Pd2	0.70 ^{*3}	W
Power Dissipation 3	Pd3	2.21 ^{*4}	W
Power Dissipation 4	Pd4	3.56 ^{*5}	W
Operating temperature range	Topr	-40~+105	°C
Storage temperature range	Tstg	-55~+150	°C
Maximum junction temperature	Tjmax	+150	°C

*1 Pd should not be exceeded.

*2 IC only.

*3 1 layer, mounted on a board 74.2mm×74.2mm×1.6mm Glass-epoxy PCB (Copper foil area : 10.29mm²)

*4 4 layers, mounted on a board 74.2mm×74.2mm×1.6mm Glass-epoxy PCB
(1st,4th Copper foil area : 10.29mm² 2nd,3rd Copper foil area : 5505mm²) ,.

*5 4 layers, mounted on a board 74.2mm×74.2mm×1.6mm Glass-epoxy PCB (Copper foil area : 5505mm²) , copper foil in each layers.

●Operating Conditions (Ta=-40~+105°C)

Parameter	Symbol	Limits			Unit
		Min.	Typ.	Max.	
Vcc Voltage	VCC ^{*6}	4.5 ^{*7}	8.0	13.2	V
PVcc Voltage	PVCC ^{*6}	4.5 ^{*7}	8.0	13.2	V
EN Voltage	VEN	0	-	VCC	V
SW average output current	Isw ^{*6}	-	-	2.0	A
Output voltage Setting Range	VOUT ^{*7}	2.5	-	6.0	V

*6 Pd should not be exceeded.

*7 VccMin. = Vout + 1.3V.

●Electrical Characteristics

◎(Ta=25°C, Vcc=PVcc=8.0V, EN=Vcc, R1=8.2kΩ, R2=43kΩ, unless otherwise specified.)

Parameter	Symbol	Limits			Unit	Conditions
		Min.	Typ.	Max.		
Standby current	ISTB	-	0	10	μA	EN=GND
Bias current	ICC	-	300	500	μA	
EN Low voltage	VENL	-	GND	0.8	V	Standby mode
EN High voltage	VENH	2.0	Vcc	-	V	Active mode
EN input current	IEN	-	1.6	10	μA	VEN=8V
Oscillation frequency	FOSC	400	500	600	KHz	
Pch FET ON resistance	RONP	-	150	300	mΩ	PVcc=8V
Nch FET ON resistance	RONN	-	80	160	mΩ	PVcc=8V
ADJ Voltage	VADJ	0.788	0.800	0.812	V	
ITH sink current	ITHSI	10	20	-	μA	VADJ=1.0V
ITH source current	ITHSO	10	20	-	μA	VADJ=0.6V
UVLO threshold voltage	VUVLO1	3.90	4.10	4.30	V	Vcc=8V→0V
UVLO release voltage	VUVLO2	3.95	4.20	4.50	V	Vcc=0V→8V
Soft start time	TSS	0.5	1	2	ms	
Timer latch time	TLATCH	1	2	3	ms	SCP/TSD operated
Output Short circuit Threshold Voltage	VSCP	-	0.4	0.56	V	VADJ=0.8V→0V

●Block Diagram, Application Circuit




Fig.1 BD9141MUV View




Fig.2 BD9141MUV Block Diagram

●Pin No. & function table

Pin No.	Pin Name	Pin Function
1,2,3,4,5	SW	Pch/Nch FET drain output pin
6,7,8	PVcc	Pch FET source pin
9	N.C.	Non connection
10	Vcc	VCC power supply input pin
11	GND	Ground
12	ADJ	Output voltage detect pin
13	ITH	GmAmp output pin/Connected phase compensation capacitor
14	VREG	Reference Voltage
15,16	N.C.	Non connection
17	EN	Enable pin(Active High)
18,19,20	PGND	Nch FET source pin

● Characteristics data




Fig.3 V_{CC}-V_{OUT}




Fig.4 V_{EN}-V_{OUT}




Fig.5 I_{OUT}-V_{OUT}




Fig. 6 T_a-V_{OUT}




Fig.7 Efficiency




Fig.8 T_a-F_{osc}




Fig.9 T_a-R_{ONN}, R_{ONP}




Fig.10 T_a-V_{EN}




Fig.11 T_a-I_{CC}




Fig.12 Vcc-Fosc




Fig.13 Soft start waveform




Fig.14 SW waveform Io=10mA




Fig.15 SW waveform Io=2000mA




Fig. 16 Transient response
Io=0.5A→1A(10μs)





Fig.17 Transient response
Io=1A→0.5A(10μs)


● Information on advantages

Advantage 1 : Offers fast transient response with current mode control system.

Conventional product (Load response $I_o=0.5A \rightarrow 1A$)



BD9141MUV (Load response $I_o=0.5A \rightarrow 1A$)



Voltage drop due to sudden change in load was reduced by about 50%.

Fig.18 Comparison of transient response

Advantage 2 : Offers high efficiency for all load range.

- For lighter load:

Utilizes the current mode control mode called SLLM for lighter load, which reduces various dissipation such as switching dissipation (P_{SW}), gate charge/discharge dissipation, ESR dissipation of output capacitor (P_{ESR}) and on-resistance dissipation (P_{RON}) that may otherwise cause degradation in efficiency for lighter load.

Achieves efficiency improvement for lighter load.

- For heavier load:

Utilizes the synchronous rectifying mode and the low on-resistance MOS FETs incorporated as power transistor.

- ON resistance of P-channel MOS FET : 150mΩ (Typ.)
- ON resistance of N-channel MOS FET : 80mΩ (Typ.)

Achieves efficiency improvement for heavier load.

Offers high efficiency for all load range with the improvements mentioned above.




Fig.19 Efficiency

Advantage 3 : Supplied in smaller package due to small-sized power MOS FET incorporated.

Reduces a mounting area required.

- Output capacitor C_o required for current mode control: 22 μ F ceramic capacitor
- Inductance L required for the operating frequency of 1MHz: 2.2 μ H inductor (BD9141MUV: $C_o=22 \mu$ F, $L=4.7 \mu$ H)





Fig.20 Example application



● Operation

BD9141MUV is a synchronous rectifying step-down switching regulator that achieves faster transient response by employing current mode PWM control system. It utilizes switching operation in PWM (Pulse Width Modulation) mode for heavier load, while it utilizes SLLM (Simple Light Load Mode) operation for lighter load to improve efficiency.

○ Synchronous rectifier

It does not require the power to be dissipated by a rectifier externally connected to a conventional DC/DC converter IC, and its P.N junction shoot-through protection circuit limits the shoot-through current during operation, by which the power dissipation of the set is reduced.

○ Current mode PWM control

Synthesizes a PWM control signal with an inductor current feedback loop added to the voltage feedback.

• PWM (Pulse Width Modulation) control

The oscillation frequency for PWM is 500kHz. SET signal from OSC turns ON a P-channel MOS FET (while a N-channel MOS FET is turned OFF), and an inductor current I_L increases. The current comparator (Current Comp) receives two signals, a current feedback control signal (SENSE: Voltage converted from I_L) and a voltage feedback control signal (FB), and issues a RESET signal if both input signals are identical to each other, and turns OFF the P-channel MOS FET (while a N-channel MOS FET is turned ON) for the rest of the fixed period. The PWM control repeat this operation.

• SLLM (Simple Light Load Mode) control

When the control mode is shifted from PWM for heavier load to the one for lighter load or vice versa, the switching pulse is designed to turn OFF with the device held operated in normal PWM control loop, which allows linear operation without voltage drop or deterioration in transient response during the mode switching from light load to heavy load or vice versa. Although the PWM control loop continues to operate with a SET signal from OSC and a RESET signal from Current Comp, it is so designed that the RESET signal is held issued if shifted to the light load mode, with which the switching is tuned OFF and the switching pulses are thinned out under control. Activating the switching intermittently reduces the switching dissipation and improves the efficiency.




Fig.21 Diagram of current mode PWM control




Fig.22 PWM switching timing chart




Fig.23 SLLM™ Not switching timing chart

●Description of operations

- Soft-start function
EN terminal shifted to “High” activates a soft-starter to gradually establish the output voltage with the current limited during startup, by which it is possible to prevent an overshoot of output voltage and an inrush current.
- Shutdown function
With EN terminal shifted to “Low”, the device turns to Standby Mode, and all the function blocks including reference voltage circuit, internal oscillator and drivers are turned to OFF. Circuit current during standby is $0\mu\text{A}$ (Typ.).
- UVLO function
Detects whether the input voltage sufficient to secure the output voltage of this IC is supplied. And the hysteresis width of 100mV (Typ.) is provided to prevent output chattering.




Fig.24 Soft start, Shutdown, UVLO timing chart

- Short-current protection circuit with time delay function
Turns OFF the output to protect the IC from breakdown when the incorporated current limiter is activated continuously for the fixed time(T_{LATCH}) or more. The output thus held tuned OFF may be recovered by restarting EN or by re-unlocking UVLO.




Fig.25 Short-current protection circuit with time delay timing chart

● Switching regulator efficiency

Efficiency η may be expressed by the equation shown below:

$$\eta = \frac{V_{OUT} \times I_{OUT}}{V_{in} \times I_{in}} \times 100[\%] = \frac{P_{OUT}}{P_{in}} \times 100[\%] = \frac{P_{OUT}}{P_{OUT} + P_{D\alpha}} \times 100[\%]$$

Efficiency may be improved by reducing the switching regulator power dissipation factors $P_{D\alpha}$ as follows:

Dissipation factors:

- 1) ON resistance dissipation of inductor and FET : $PD(I^2R)$
- 2) Gate charge/discharge dissipation : $PD(\text{Gate})$
- 3) Switching dissipation : $PD(\text{SW})$
- 4) ESR dissipation of capacitor : $PD(\text{ESR})$
- 5) Operating current dissipation of IC : $PD(\text{IC})$


- 1) $PD(I^2R) = I_{OUT}^2 \times (R_{COIL} + R_{ON})$ ($R_{COIL}[\Omega]$: DC resistance of inductor, $R_{ON}[\Omega]$: ON resistance of FET, $I_{OUT}[A]$: Output current.)
- 2) $PD(\text{Gate}) = C_{GS} \times f \times V$ ($C_{GS}[F]$: Gate capacitance of FET, $f[H]$: Switching frequency, $V[V]$: Gate driving voltage of FET)
- 3) $PD(\text{SW}) = \frac{V_{in}^2 \times C_{RSS} \times I_{OUT} \times f}{I_{DRIVE}}$ ($C_{RSS}[F]$: Reverse transfer capacitance of FET, $I_{DRIVE}[A]$: Peak current of gate.)
- 4) $PD(\text{ESR}) = I_{RMS}^2 \times ESR$ ($I_{RMS}[A]$: Ripple current of capacitor, $ESR[\Omega]$: Equivalent series resistance.)
- 5) $PD(\text{IC}) = V_{in} \times I_{CC}$ ($I_{CC}[A]$: Circuit current.)

● Consideration on permissible dissipation and heat generation

As this IC functions with high efficiency without significant heat generation in most applications, no special consideration is needed on permissible dissipation or heat generation. In case of extreme conditions, however, including lower input voltage, higher output voltage, heavier load, and/or higher temperature, the permissible dissipation and/or heat generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON resistance of FET are considered.

Because the conduction losses are considered to play the leading role among other dissipation mentioned above including gate charge/discharge dissipation and switching dissipation.



$$P = I_{OUT}^2 \times R_{ON}$$

$$R_{ON} = D \times R_{ONP} + (1-D) \times R_{ONN}$$

- D : ON duty (= V_{OUT}/V_{CC})
- R_{COIL} : DC resistance of coil
- R_{ONP} : ON resistance of P-channel MOS FET
- R_{ONN} : ON resistance of N-channel MOS FET
- I_{OUT} : Output current

Fig.26 Thermal derating curve (VQFN020V4040)

If $V_{CC}=8V$, $V_{OUT}=5V$, $R_{ONP}=0.15\Omega$, $R_{ONN}=0.08\Omega$
 $I_{OUT}=2A$, for example,
 $D = V_{OUT}/V_{CC} = 5/8 = 0.625$
 $R_{ON} = 0.625 \times 0.15 + (1-0.625) \times 0.08$
 $= 0.09375 + 0.03$
 $= 0.12375[\Omega]$
 $P = 2^2 \times 0.12375 = 0.495[W]$

As R_{ONP} is greater than R_{ONN} in this IC, the dissipation increases as the ON duty becomes greater. With the consideration on the dissipation as above, thermal design must be carried out with sufficient margin allowed.

● Selection of components externally connected

1. Selection of inductor (L)




Fig.27 Output ripple current

The inductance significantly depends on output ripple current. As seen in the equation (1), the ripple current decreases as the inductor and/or switching frequency increases.

$$\Delta I_L = \frac{(V_{CC} - V_{OUT}) \times V_{OUT}}{L \times V_{CC} \times f} [A] \dots (1)$$

Appropriate ripple current at output should be 20% more or less of the maximum output current.

$$\Delta I_L = 0.2 \times I_{OUTmax.} [A] \dots (2)$$

$$L = \frac{(V_{CC} - V_{OUT}) \times V_{OUT}}{\Delta I_L \times V_{CC} \times f} [H] \dots (3)$$

(ΔI_L : Output ripple current, and f: Switching frequency)

* Current exceeding the current rating of the inductor results in magnetic saturation of the inductor, which decreases efficiency. The inductor must be selected allowing sufficient margin with which the peak current may not exceed its current rating.

If $V_{CC}=3.3V$, $V_{OUT}=1.8V$, $f=1MHz$, $\Delta I_L=0.2 \times 2A=0.4A$, for example,(BD9141MUV)

$$L = \frac{(3.3-1.8) \times 1.8}{0.4 \times 3.3 \times 1000000} = 6.25 \mu \rightarrow 6.3[\mu H]$$

* Select the inductor of low resistance component (such as DCR and ACR) to minimize dissipation in the inductor for better efficiency.

2. Selection of output capacitor (Co)




Fig.28 Output capacitor

Output capacitor should be selected with the consideration on the stability region and the equivalent series resistance required to smooth ripple voltage.

Output ripple voltage is determined by the equation (4) :

$$\Delta V_{OUT} = \Delta I_L \times ESR [V] \dots (4)$$

(ΔI_L : Output ripple current, ESR: Equivalent series resistance of output capacitor)

*Rating of the capacitor should be determined allowing sufficient margin against output voltage. A 22 μF to 100 μF ceramic capacitor is recommended. Less ESR allows reduction in output ripple voltage.

3. Selection of input capacitor (Cin)




Fig.29 Input capacitor

Input capacitor to select must be a low ESR capacitor of the capacitance sufficient to cope with high ripple current to prevent high transient voltage. The ripple current IRMS is given by the equation (5):

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{OUT}(V_{CC}-V_{OUT})}}{V_{CC}} \quad [A] \dots (5)$$

< Worst case > IRMS(max.)

When Vcc is twice the VOUT, $I_{RMS} = \frac{I_{OUT}}{2}$

If VCC=8V, VOUT=5V, and IOUTmax.=2A, (BD9140MUV)

$$I_{RMS} = 2 \times \frac{\sqrt{5(8-5)}}{3.3} = 0.97 [A_{RMS}]$$

A low ESR 22 μF/25V ceramic capacitor is recommended to reduce ESR dissipation of input capacitor for better efficiency.

4. Determination of RITH, CITH that works as a phase compensator

As the Current Mode Control is designed to limit a inductor current, a pole (phase lag) appears in the low frequency area due to a CR filter consisting of a output capacitor and a load resistance, while a zero (phase lead) appears in the high frequency area due to the output capacitor and its ESR. So, the phases are easily compensated by adding a zero to the power amplifier output with C and R as described below to cancel a pole at the power amplifier.




Fig.30 Open loop gain characteristics

$$f_p = \frac{1}{2\pi \times R_O \times C_O}$$

$$f_z(ESR) = \frac{1}{2\pi \times ESR \times C_O}$$

Pole at power amplifier

When the output current decreases, the load resistance Ro increases and the pole frequency lowers.

$$f_{p(Min.)} = \frac{1}{2\pi \times R_{OMax.} \times C_O} \quad [Hz] \leftarrow \text{with lighter load}$$

$$f_{p(Max.)} = \frac{1}{2\pi \times R_{OMin.} \times C_O} \quad [Hz] \leftarrow \text{with heavier load}$$




Fig.31 Error amp phase compensation characteristics

Zero at power amplifier

Increasing capacitance of the output capacitor lowers the pole frequency while the zero frequency does not change. (This is because when the capacitance is doubled, the capacitor ESR reduces to half.)

$$f_z(Amp.) = \frac{1}{2\pi \times R_{ITH} \times C_{ITH}}$$




Fig.32 Typical application

Stable feedback loop may be achieved by canceling the pole fp (Min.) produced by the output capacitor and the load resistance with CR zero correction by the error amplifier.

$$f_z(\text{Amp.}) = f_p(\text{Min.})$$

$$\rightarrow \frac{1}{2\pi \times R_{ITH} \times C_{ITH}} = \frac{1}{2\pi \times R_{O\text{Max.}} \times C_o}$$

5. Determination of output voltage

The output voltage VOUT is determined by the equation (6):
 $V_{OUT} = (R_2/R_1 + 1) \times V_{ADJ}$. . . (6) VADJ: Voltage at ADJ terminal (0.8V Typ.)
 With R1 and R2 adjusted, the output voltage may be determined as required.

[Adjustable output voltage range : 2.5V~6.0V]




Fig.33 Determination of output voltage

Use 1 kΩ~100 kΩ resistor for R1. If you can use the resistance more than 100kΩ or they have a big range between the setting value of output voltage and input voltage.

The minimum input voltage depends on the setting output voltage. Basically, it is recommended to use in the condition :
 $V_{C\text{min}} = V_{OUT} + 1.3V$.

It is shown the necessary output current value at the minimum input voltage. (DCR of inductor : 0.1Ω) See Fig.34.
 This data is the characteristic value, so it doesn't guarantee the operation range.

6. Selection of the reference voltage capacitor (CVREG)

VREG voltage is the reference voltage created by Input voltage (Vcc Voltage). CVREG capacitor should be selected 0.1μF or more.




Fig.34 minimum input voltage in each output voltage

●BD9141MUV Cautions on PC Board layout




Fig.34 Layout diagram

- ① For the sections drawn with heavy line, use thick conductor pattern as short as possible.
- ② Lay out the input ceramic capacitor CIN closer to the pins PVCC and PGND, and the output capacitor Co closer to the pin PGND.
- ③ Lay out CITH and RITH between the pins ITH and GND as neat as possible with least necessary wiring.
- ④ The Non connection pin must be left open or connected to GND.

※VQFN020V4040 (BD9141MUV) has thermal FIN on the reverse of the package.
 The package thermal performance may be enhanced by bonding the FIN to GND plane which take a large area of PCB.

●Recommended components Lists on above application

Symbol	Part	Value		Manufacturer	Series
L	Coil	4.7uH		TDK	RLF7030T-4R7M3R4
CIN	Ceramic capacitor	22uF		kyocera	CM32X5R226M25A
Co	Ceramic capacitor	22uF		kyocera	CM32X5R226M10A
CVREG	Ceramic capacitor	0.1uF		murata	GRM188B31H104KA92
CITH	Ceramic capacitor	Vo=3.3V	1000pF	murata	GRM1882C1H102JA01
		Vo=5V	1000pF	murata	GRM1882C1H102JA01
RITH	Resistance	Vo=3.3V	20kΩ	Rohm	MCR03 Series
		Vo=5V	47kΩ	Rohm	MCR03 Series

※The parts list presented above is an example of recommended parts. Although the parts are sound, actual circuit characteristics should be checked on your application carefully before use. Be sure to allow sufficient margins to accommodate variations between external devices and this IC when employing the depicted circuit with other circuit constants modified. Both static and transient characteristics should be considered in establishing these margins. When switching noise is substantial and may impact the system, a low pass filter should be inserted between the VCC and PVCC pins, and a schottky barrier diode established between the SW and PGND pins.

● I/O equivalence circuit




Fig.35 I/O equivalence circuit

●Notes for use

1. Absolute Maximum Ratings

While utmost care is taken to quality control of this product, any application that may exceed some of the absolute maximum ratings including the voltage applied and the operating temperature range may result in breakage. If broken, short-mode or open-mode may not be identified. So if it is expected to encounter with special mode that may exceed the absolute maximum ratings, it is requested to take necessary safety measures physically including insertion of fuses.

2. Electrical potential at GND

GND must be designed to have the lowest electrical potential In any operating conditions.

3. Short-circuiting between terminals, and mismounting

When mounting to pc board, care must be taken to avoid mistake in its orientation and alignment. Failure to do so may result in IC breakdown. Short-circuiting due to foreign matters entered between output terminals, or between output and power supply or GND may also cause breakdown.

4. Operation in Strong electromagnetic field

Be noted that using the IC in the strong electromagnetic radiation can cause operation failures.

5. Thermal shutdown protection circuit

Thermal shutdown protection circuit is the circuit designed to isolate the IC from thermal runaway, and not intended to protect and guarantee the IC. So, the IC the thermal shutdown protection circuit of which is once activated should not be used thereafter for any operation originally intended.

6. Inspection with the IC set to a pc board

If a capacitor must be connected to the pin of lower impedance during inspection with the IC set to a pc board, the capacitor must be discharged after each process to avoid stress to the IC. For electrostatic protection, provide proper grounding to assembling processes with special care taken in handling and storage. When connecting to jigs in the inspection process, be sure to turn OFF the power supply before it is connected and removed.

7. Input to IC terminals

This is a monolithic IC with P⁺ isolation between P-substrate and each element as illustrated below. This P-layer and the N-layer of each element form a P-N junction, and various parasitic element are formed.

If a resistor is joined to a transistor terminal as shown in Fig 37.

OP-N junction works as a parasitic diode if the following relationship is satisfied;

GND>Terminal A (at resistor side), or GND>Terminal B (at transistor side); and

Or if GND>Terminal B (at NPN transistor side),

a parasitic NPN transistor is activated by N-layer of other element adjacent to the above-mentioned parasitic diode.

The structure of the IC inevitably forms parasitic elements, the activation of which may cause interference among circuits, and/or malfunctions contributing to breakdown. It is therefore requested to take care not to use the device in such manner that the voltage lower than GND (at P-substrate) may be applied to the input terminal, which may result in activation of parasitic elements.




Fig.36 Simplified structure of monolithic IC

8. Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.

9. Selection of inductor

It is recommended to use an inductor with a series resistance element (DCR) 0.1 Ω or less. When using an inductor over 0.1 Ω, be careful to ensure adequate margins for variation between external devices and this IC, including transient as well as static characteristics. Furthermore, in any case, it is recommended to start up the output with EN after supply voltage is within operation range.

●Ordering part number

B	D
---	---

Part No.

9	1	4	1
---	---	---	---

Part No.


M	U	V
---	---	---

Package
MUV: VQFN020V4040

E	2
---	---


Packaging and forming specification
E2: Embossed tape and reel

VQFN020V4040



<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1 pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)



Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

<http://www.rohm.com/contact/>