LTC3642

# High Efficiency, High Voltage 50mA Synchronous Step-Down Converter 

## feATURES

- Wide Input Voltage Range: 4.5 V to 45 V
- Tolerant of 60V Input Transients
- Internal High Side and Low Side Power Switches
- No Compensation Required
- 50 mA Output Current
- Low Dropout Operation: 100\% Duty Cycle
- Low Quiescent Current: 12 1 A
- 0.8V Feedback Voltage Reference
- Adjustable Peak Current Limit
- Internal and External Soft-Start
- Precise RUN Pin Threshold with Adjustable Hysteresis
- 3.3V, 5V and Adjustable Output Versions
- Only Three External Components Required for Fixed Output Versions
- Low Profile ( 0.75 mm ) $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and Thermally-Enhanced MS8E Packages


## APPLICATIONS

- 4 mA to 20 mA Current Loops
- Industrial Control Supplies
- Distributed Power Systems
- Portable Instruments
- Battery-Operated Devices
- Automotive Power Systems


## DESCRIPTIOn

The LTC ${ }^{\circledR} 3642$ is a high efficiency, high voltage step-down DC/DC converter with internal high side and synchronous power switches that draws only $12 \mu \mathrm{~A}$ typical DC supply current at no load while maintaining output voltage regulation.

The LTC3642 can supply up to 50 mA load current and features a programmable peak current limit that provides a simple method for optimizing efficiency in lower current applications. The LTC3642's combination of Burst Mode ${ }^{\circledR}$ operation, integrated power switches, low quiescent current, and programmable peak current limit provides high efficiency over a broad range of load currents.
With its wide 4.5 V to 45 V input range and internal overvoltage monitor capable of protecting the partthrough 60 V surges, the LTC3642 is a robust converter suited for regulating a wide variety of power sources. Additionally, the LTC3642 includes a precise run threshold and soft-start feature to guarantee that the power system start-up is well-controlled in any environment.
The LTC3642 is available in the thermally enhanced $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN and MS8E packages.

[^0]
## TYPICAL APPLICATION

5V, 50mA Step-Down Converter


Efficiency and Power Loss vs Load Current


## ABSOLUTE MAXIMUUM RATINGS (Note 1)



Operating Junction Temperature Range (Note 2) $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range.................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) MS8E $300^{\circ} \mathrm{C}$

## PIn CONFIGURATIOn

TOP VIEW

$T_{\mathrm{JMAX}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=40^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=5^{\circ}-10^{\circ} \mathrm{C} / \mathrm{W}$ EXPOSED PAD (PIN 9) IS GND, MUST BE SOLDERED TO PCB


DD PACKAGE
8-LEAD ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) PLASTIC DFN
$T_{J M A X}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=43^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{JC}}=3^{\circ} \mathrm{C} / \mathrm{W}$ EXPOSED PAD (PIN 9) IS GND, MUST BE SOLDERED TO PCB

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC3642EMS8E\#PBF | LTC3642EMS8E\#TRPBF | LTDTH | 8 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642EMS8E-3.3\#PBF | LTC3642EMS8E-3.3\#TRPBF | LTDYN | 8 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642EMS8E-5\#PBF | LTC3642EMS8E-5\#TRPBF | LTDYQ | 8 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642IMS8E\#PBF | LTC3642IMS8E\#TRPBF | LTDTH | 8 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642IMS8E-3.3\#PBF | LTC3642IMS8E-3.3\#TRPBF | LTDYN | 8 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642IMS8E-5\#PBF | LTC3642IMS8E-5\#TRPBF | LTDYQ | 8 -Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642EDD\#PBF | LTC3642EDD\#TRPBF | LDTJ | 8 -Lead ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642EDD-3.3\#PBF | LTC3642EDD-3.3\#TRPBF | LDYM | 8 -Lead ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642EDD-5\#PBF | LTC3642EDD-5\#TRPBF | LDYP | 8 -Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642IDD\#PBF | LTC3642IDD\#TRPBF | LDTJ | 8 -Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642IDD-3.3\#PBF | LTC3642IDD-3.3\#TRPBF | LDYM | 8 -Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LTC3642IDD-5\#PBF | LTC3642IDD-5\#TRPBF | LDYP | 8 -Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 2). $\mathrm{V}_{I N}=10 \mathrm{~V}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply ( $\mathrm{V}_{\text {IN }}$ ) |  |  |  |  |  |  |  |
| VIN | Input Voltage Operating Range |  |  | 4.5 |  | 45 | V |
| UVLO | $V_{\text {IN }}$ Undervoltage Lockout | $V_{\text {IN }}$ Rising <br> $V_{\text {IN }}$ Falling Hysteresis | $\bullet$ | $\begin{aligned} & 3.80 \\ & 3.75 \end{aligned}$ | $\begin{aligned} & 4.15 \\ & 4.00 \\ & 150 \end{aligned}$ | $\begin{aligned} & 4.50 \\ & 4.35 \end{aligned}$ | $\begin{gathered} V \\ V \\ \mathrm{mV} \end{gathered}$ |
| OVLO | VIN Overvoltage Lockout | $V_{\text {IN }}$ Rising $V_{\text {IN }}$ Falling Hysteresis |  | $\begin{aligned} & 47 \\ & 45 \end{aligned}$ | $\begin{gathered} 50 \\ 48 \\ 2 \end{gathered}$ | $\begin{aligned} & 52 \\ & 50 \end{aligned}$ | V V V |
| $\mathrm{I}_{0}$ | DC Supply Current (Note 3) Active Mode Sleep Mode Shutdown Mode | $\mathrm{V}_{\text {RUN }}=0 \mathrm{~V}$ |  |  | $\begin{gathered} 125 \\ 12 \\ 3 \end{gathered}$ | $\begin{gathered} 220 \\ 22 \\ 6 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Output Supply ( $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {FB }}$ ) |  |  |  |  |  |  |  |
| $V_{\text {OUT }}$ | Output Voltage Trip Thresholds | LTC3642-3.3V, V ${ }_{\text {Out }}$ Rising LTC3642-3.3V, V Out Falling |  | $\begin{aligned} & 3.260 \\ & 3.240 \end{aligned}$ | $\begin{aligned} & 3.310 \\ & 3.290 \end{aligned}$ | $\begin{aligned} & 3.360 \\ & 3.340 \end{aligned}$ | V |
|  |  | LTC3642-5V, V Vut Rising LTC3642-5V, V Vut Falling | $\bullet$ | $\begin{aligned} & 4.940 \\ & 4.910 \end{aligned}$ | $\begin{aligned} & 5.015 \\ & 4.985 \end{aligned}$ | $\begin{aligned} & 5.090 \\ & 5.060 \end{aligned}$ | V |
| $\mathrm{V}_{\text {FB }}$ | Feedback Comparator Trip Voltage | $V_{\text {FB }}$ Rising | $\bullet$ | 0.792 | 0.800 | 0.808 | V |
| $\mathrm{V}_{\text {HYST }}$ | Feedback Comparator Hysteresis Voltage |  | $\bullet$ | 3 | 5 | 7 | mV |
| ${ }_{\text {IFB }}$ | Feedback Pin Current | Adjustable Output Version, $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ |  | -10 | 0 | 10 | nA |
| $\triangle V_{\text {LIINEREG }}$ | Feedback Voltage Line Regulation | $\begin{aligned} & \mathrm{V}_{\text {IN }}=4.5 \mathrm{~V} \text { to } 45 \mathrm{~V} \\ & \text { LTC3642-5, } \mathrm{V}_{\text {IN }}=6 \mathrm{~V} \text { to } 45 \mathrm{~V} \end{aligned}$ |  |  | 0.001 |  | \%/V |
| Operation |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {RUN }}$ | Run Pin Threshold Voltage | RUN Rising RUN Falling Hysteresis |  | $\begin{aligned} & 1.17 \\ & 1.06 \end{aligned}$ | $\begin{aligned} & \hline 1.21 \\ & 1.10 \\ & 110 \end{aligned}$ | $\begin{aligned} & \hline 1.25 \\ & 1.14 \end{aligned}$ | $V$ $V$ $m V$ |
| IRUN | Run Pin Leakage Current | RUN $=1.3 \mathrm{~V}$ |  | -10 | 0 | 10 | nA |
| $\mathrm{V}_{\text {HYSTL }}$ | Hysteresis Pin Voltage Low | RUN $<1 \mathrm{~V}, \mathrm{I}_{\text {HYST }}=1 \mathrm{~mA}$ |  |  | 0.07 | 0.1 | V |
| ${ }_{\text {IHYST }}$ | Hysteresis Pin Leakage Current | $\mathrm{V}_{\text {HYST }}=1.3 \mathrm{~V}$ |  | -10 | 0 | 10 | nA |
| $\mathrm{I}_{\text {SS }}$ | Soft-Start Pin Pull-Up Current | $\mathrm{V}_{\text {SS }}<1.5 \mathrm{~V}$ |  | 4.5 | 5.5 | 6.5 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {INTSS }}$ | Internal Soft-Start Time | SS Pin Floating |  |  | 0.75 |  | ms |
| IPEAK | Peak Current Trip Threshold | $I_{\text {SET }}$ Floating 500k Resistor from ISET to GND ISET Shorted to GND | $\bullet$ | $\begin{aligned} & 100 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 115 \\ & 55 \\ & 25 \end{aligned}$ | $\begin{aligned} & 130 \\ & 32 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{R}_{\text {ON }}$ | Power Switch On-Resistance Top Switch Bottom Switch | $\begin{aligned} & I_{\text {SW }}=-25 \mathrm{~mA} \\ & I_{\text {SW }}=25 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 3.0 \\ & 1.5 \end{aligned}$ |  | $\Omega$ $\Omega$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC3642 is tested under pulsed load conditions such that $T_{J} \approx T_{A}$. LTC3642E is guaranteed to meet specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3642I is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range. Note that the
maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors. The junction temperature ( $\mathrm{T}_{\mathrm{J}}$, in ${ }^{\circ} \mathrm{C}$ ) is calculated from the ambient temperature ( $\mathrm{T}_{\mathrm{A}}$, in ${ }^{\circ} \mathrm{C}$ ) and power dissipation ( $\mathrm{P}_{\mathrm{D}}$, in Watts) according to the formula:

$$
\begin{aligned}
& \left.T_{J}=T_{A}+\left(P_{D} \cdot \theta_{J A}\right) \text {, where } \theta_{J A} \text { (in }{ }^{\circ} \mathrm{C} / W\right) \text { is the package thermal } \\
& \text { impedance. }
\end{aligned}
$$

Note 3: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Applications Information.

## LTC3642

TYPICAL PERFORMANCG CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


TYPICAL PERFORMAOCE CHARACTERISTICS $\quad T_{A}=25^{\circ}$, unless otherwise noted.


## PIn fUnCTIOnS

SW (Pin 1): Switch Node Connection to Inductor. This pin connects to the drains of the internal power MOSFET switches.
$V_{\text {IN }}$ (Pin 2): Main Supply Pin. A ceramic bypass capacitor should be tied between this pin and GND (Pin 8).
$I_{\text {SET }}$ (Pin 3): Peak Current Set Input. A resistor from this pin to ground sets the peak current trip threshold. Leave floating for the maximum peak current ( 115 mA ). Short this pin to ground for the minimum peak current ( 25 mA ). A $1 \mu \mathrm{~A}$ current is sourced out of this pin.
SS (Pin 4): Soft-Start Control Input. A capacitor to ground at this pin sets the ramp time to full current output during start-up. A $5 \mu \mathrm{~A}$ current is sourced out of this pin. If left floating, the ramp time defaults to an internal 0.75 ms soft-start.

RUN (Pin 5): Run Control Input. A voltage on this pin above 1.2 V enables normal operation. Forcing this pin below 0.7 V shuts down the LTC3642, reducing quiescent current to approximately $3 \mu \mathrm{~A}$.
$V_{\text {OUT }} / V_{\text {FB }}$ (Pin 6): Output Voltage Feedback. For the fixed output versions, connect this pin to the output supply. For the adjustable version, an external resistive divider should be used to divide the output voltage down for comparison to the 0.8 V reference.

HYST (Pin 7): Run Hysteresis Open-Drain Logic Output. This pin is pulled to ground when RUN (Pin 5) is below 1.2V. This pin can be used to adjust the RUN pin hysteresis. See Applications Information.
GND (Pin 8, Exposed Pad Pin 9): Ground. The exposed pad must be soldered to the printed circuit board ground plane for optimal electrical and thermal performance.

## BLOCK DIAGRAM



## OPERATIOn (Reatert blocok Digagam)

The LTC3642 is a step-down DC/DC converter with internal power switches that uses Burst Mode control, combining low quiescent current with high switching frequency, which results in high efficiency across a wide range of load currents. Burst Mode operation functions by using short "burst" cycles to ramp the inductor current through the internal power switches, followed by a sleep cycle where the power switches are off and the load current is supplied by the output capacitor. During the sleep cycle, the LTC3642 draws only $12 \mu \mathrm{~A}$ of supply current. At light loads, the burst cycles are a small percentage of the total cycle time which minimizes the average supply current, greatly improving efficiency.

## Main Control Loop

The feedback comparator monitors the voltage on the $\mathrm{V}_{\text {FB }}$ pin and compares it to an internal 800 mV reference. If this voltage is greater than the reference, the comparator activates a sleep mode in which the power switches and current comparators are disabled, reducing the $\mathrm{V}_{\text {IN }}$ pin supply currentto only $12 \mu \mathrm{~A}$. As the load current discharges the output capacitor, the voltage on the $\mathrm{V}_{\text {FB }}$ pin decreases. When this voltage falls 5 mV below the 800 mV reference, the feedback comparator trips and enables burst cycles.

At the beginning of the burst cycle, the internal high side power switch (P-channel MOSFET) is turned on and the inductor current begins to ramp up. The inductor current increases until either the current exceeds the peak current comparator threshold or the voltage on the $\mathrm{V}_{\mathrm{FB}}$ pin exceeds 800 mV , at which time the high side power switch is turned off and the low side power switch ( N -channel MOSFET) turns on. The inductor current ramps down until the reverse current comparator trips, signaling that the current is close to zero. If the voltage on the $\mathrm{V}_{\mathrm{FB}}$ pin is still less than the 800 mV reference, the high side power switch is turned on again and another cycle commences. The average current during a burst cycle will normally be greater than the average load current. For this architecture, the maximum average output current is equal to half of the peak current.

The hysteretic nature of this control architecture results in a switching frequency that is a function of the input voltage, output voltage and inductor value. This behavior provides inherent short-circuit protection. If the output is shorted to ground, the inductor current will decay very slowly during a single switching cycle. Since the high side switch turns on only when the inductor current is near zero, the LTC3642 inherently switches at a lowerfrequency during start-up or short-circuit conditions.

## Start-Up and Shutdown

If the voltage on the RUN pin is less than 0.7 V , the LTC3642 enters a shutdown mode in which all internal circuitry is disabled, reducing the DC supply current to $3 \mu \mathrm{~A}$. When the voltage on the RUN pin exceeds 1.21V, normal operation of the main control loop is enabled. The RUN pin comparator has 110 mV of internal hysteresis, and therefore must fall below 1.1 V to disable the main control loop.

The HYST pin provides an added degree of flexibility for the RUN pin operation. This open-drain output is pulled to ground whenever the RUN comparator is not tripped, signaling that the LTC3642 is not in normal operation. In applications where the RUN pin is used to monitor the $\mathrm{V}_{\text {IN }}$ voltage through an external resistive divider, the HYST pin can be used to increase the effective RUN comparator hysteresis.

An internal 1 ms soft-start function limits the ramp rate of the output voltage on start-up to prevent excessive input supply droop. If a longer ramp time and consequently less supply droop is desired, a capacitor can be placed from the SS pin to ground. The $5 \mu \mathrm{~A}$ current that is sourced out of this pin will create a smooth voltage ramp on the capacitor. If this ramp rate is slower than the internal 1 ms soft-start, then the output voltage will be limited by the ramp rate on the SS pin instead. The internal and external soft-start functions are reset on start-up and after an undervoltage or overvoltage event on the input supply.

In order to ensure a smooth start-up transition in any application, the internal soft-start also ramps the peak

## OPERATION (Refer to Block Diagram)

inductor current from 25 mA during its 1 ms ramp time to the set peak current threshold. The external ramp on the SS pin does not limit the peak inductor current during start-up; however, placing a capacitor from the I $\mathrm{I}_{\text {SET }}$ pin to ground does provide this capability.

## Peak Inductor Current Programming

The offset of the peak current comparator nominally provides a peak inductor current of 115 mA . This peak inductor current can be adjusted by placing a resistor from the I ${ }_{\text {SET }}$ pin to ground. The $1 \mu \mathrm{~A}$ current sourced out of this pin through the resistor generates a voltage that is translated into an offset in the peak current comparator, which limits the peak inductor current.

## Input Undervoltage and Overvoltage Lockout

The LTC3642 implements a protection feature which disables switching when the input voltage is not within the 4.5 V to 45 V operating range. If $\mathrm{V}_{\text {IN }}$ falls below 4 V typical (4.35V maximum), an undervoltage detector disables switching. Similarly, if $\mathrm{V}_{\text {IN }}$ rises above 50 V typical ( 47 V minimum), an overvoltage detector disables switching. When switching is disabled, the LTC3642 can safely sustain input voltages up to the absolute maximum rating of 60V. Switching is enabled when the input voltage returns to the 4.5 V to 45 V operating range.

## APPLICATIONS InFORMATION

The basic LTC3642 application circuit is shown on the front page of this data sheet. External component selection is determined by the maximum load current requirement and begins with the selection of the peak current programming resistor, $\mathrm{R}_{\text {ISET }}$. The inductor value L can then be determined, followed by capacitors $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUT }}$.

## Peak Current Resistor Selection

The peak current comparator has a maximum current limit of 115 mA nominally, which results in a maximum average current of 55 mA . For applications that demand less current, the peak current threshold can be reduced to as little as 25 mA . This lower peak current allows the use of lower value, smaller components (input capacitor, output capacitor and inductor), resulting in lower input supply ripple and a smaller overall DC/DC converter.
The threshold can be easily programmed with an appropriately chosen resistor ( $\mathrm{R}_{\text {ISET }}$ ) between the $\mathrm{I}_{\text {SET }}$ pin and ground. The value of resistor for a particular peak current can be computed by using Figure 1 or the following equation:

$$
\mathrm{R}_{\text {ISET }}=I_{\text {PEAK }} \cdot 9.09 \cdot 10^{6}
$$

where 25 mA < $I_{\text {PEAK }}<115 \mathrm{~mA}$.
The peak current is internally limited to be within the range of 25 mA to 115 mA . Shorting the $\mathrm{I}_{\text {SET }}$ pin to ground programs the current limit to 25 mA , and leaving it floating sets the current limit to the maximum value of 115 mA . When selecting this resistor value, be aware that the


Figure 1. $\mathrm{R}_{\text {ISET }}$ Selection
maximum average output current for this architecture is limited to half of the peak current. Therefore, be sure to select a value that sets the peak current with enough margin to provide adequate load current under all foreseeable operating conditions.

## Inductor Selection

The inductor, input voltage, output voltage and peak current determine the switching frequency of the LTC3642. For a given input voltage, output voltage and peak current, the inductor value sets the switching frequency when the output is in regulation. A good first choice for the inductor value can be determined by the following equation:

$$
L=\left(\frac{V_{\text {OUT }}}{f \bullet I_{\text {PEAK }}}\right) \cdot\left(1-\frac{V_{\text {OUT }}}{V_{I N}}\right)
$$

The variation in switching frequency with input voltage and inductance is shown in the following two figures for typical values of $\mathrm{V}_{\text {OUT }}$. For lower values of $\mathrm{I}_{\text {PEAK }}$, multiply the frequency in Figure 2 and Figure 3 by $115 \mathrm{~mA} / I_{\text {PEAK }}$.
An additional constraint on the inductor value is the LTC3642's 100ns minimum on-time of the high side switch. Therefore, in order to keep the current in the inductor well controlled, the inductor value must be chosen so that it is larger than $\mathrm{L}_{\mathrm{MIN}}$, which can be computed as follows:

$$
\mathrm{L}_{\text {MIN }}=\frac{V_{\text {IN(MAX })} \bullet \mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}}{I_{\text {PEAK }(\mathrm{MAX})}}
$$

where $\mathrm{V}_{\operatorname{IN}(\mathrm{MAX})}$ is the maximum input supply voltage for the application, $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ is 100 ns , and $\mathrm{I}_{\text {PEAK(MAX) }}$ is the maximum allowed peak inductor current. Although the above equation provides the minimum inductor value, higherefficiency is generally achieved with a larger inductor value, which produces a lower switching frequency. For a given inductor type, however, as inductance is increased DC resistance (DCR) also increases. Higher DCR translates into higher copper losses and lower current rating, both of which place an upper limit on the inductance. The recommended range of inductor values for small surface mount inductors as a function of peak current is shown in Figure 4. The values in this range are a good compromise between the tradeoffs discussed above. For applications

## APPLICATIONS INFORMATION



3642 F07
Figure 2. Switching Frequency for $\mathrm{V}_{0 U T}=5 \mathrm{~V}$


Figure 3. Switching Frequency for $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$


Figure 4. Recommended Inductor Values for Maximum Efficiency
where board area is not a limiting factor, inductors with larger cores can be used, which extends the recommended range of Figure 4 to larger values.

## Inductor Core Selection

Once the value for $L$ is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of the more expensive ferrite cores. Actual core loss is independent of core size for a fixed inductor value but is very dependent of the inductance selected. As the inductance increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard," which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequently output voltage ripple. Do not allow the core to saturate!

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and do not radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depends on the price vs size requirements and any radiated field/EMI requirements. New designs for surface mount inductors are available from Coiltronics, Coilcraft, Toko, Sumida and Vishay.

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {OUt }}$ Selection

The input capacitor, $\mathrm{C}_{\mathrm{IN}}$, is needed to filter the trapezoidal current at the source of the top high side MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. Approximate RMS current is given by:

$$
I_{\text {RMS }}=I_{\text {OUT(MAX })} \cdot \frac{V_{\text {OUT }}}{V_{\text {IN }}} \cdot \sqrt{\frac{V_{\text {IN }}}{V_{\text {OUT }}}-1}
$$

## APPLICATIONS InFORMATION

This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $I_{\text {RMS }}=I_{O U T} / 2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based only on 2000 hours of life which makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The output capacitor, Cout, filters the inductor's ripple current and stores energy to satisfy the load current when the LTC3642 is in sleep. The output ripple has a lower limit of $\mathrm{V}_{\text {out }} / 160$ due to the 5 mV typical hysteresis of the feedback comparator. The time delay of the comparator adds an additional ripple voltage that is a function of the load current. During this delay time, the LTC3642 continues to switch and supply current to the output. The output ripple can be approximated by:

$$
\Delta V_{O U T} \approx\left(\frac{I_{\text {PEAK }}}{2}-I_{\text {LOAD }}\right) \frac{4 \cdot 10^{-6}}{\mathrm{C}_{\text {OUT }}}+\frac{\mathrm{V}_{\text {OUT }}}{160}
$$

The output ripple is a maximum at no load and approaches lower limit of $\mathrm{V}_{\text {OUT }} / 160$ at full load. Choose the output capacitor Cout to limit the output voltage ripple at minimum load current.

The value of the output capacitor must be large enough to accept the energy stored in the inductor without a large change in output voltage. Setting this voltage step equal to $1 \%$ of the output voltage, the output capacitor must be:

$$
\mathrm{C}_{\text {OUT }}>50 \cdot \mathrm{~L} \cdot\left(\frac{\mathrm{I}_{\text {PEAK }}}{\mathrm{V}_{\text {OUT }}}\right)^{2}
$$

Typically, a capacitor that satisfies the voltage ripple requirement is adequate to filter the inductor ripple. To avoid overheating, the output capacitor must also be sized to handle the ripple current generated by the inductor. The worst-case ripple current in the output capacitor is given by $I_{\text {RMS }}=I_{\text {PEAK }} / 2$. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

Dry tantalum, special polymer, aluminum electrolytic, and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important only to use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and longterm reliability. Ceramic capacitors have excellent low ESR characteristics but can have high voltage coefficient and audible piezoelectric effects. The high quality factor ( Q ) of ceramic capacitors in series with trace inductance can also lead to significant ringing.

## Using Ceramic Input and Output Capacitors

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\text {IN }}$. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\text {IN }}$ large enough to damage the LTC3642.

For applications with inductive source impedance, such as a long wire, a series RC network may be required in parallel with $\mathrm{C}_{\text {IN }}$ to dampen the ringing of the input supply. Figure 5 shows this circuit and the typical values required to dampen the ringing.


Figure 5. Series RC to Reduce $\mathrm{V}_{\mathrm{IN}}$ Ringing

正

## APPLICATIONS INFORMATION

## Output Voltage Programming

For the adjustable version, the output voltage is set by an external resistive divider according to the following equation:

$$
V_{\text {OUT }}=0.8 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

The resistive divider allows the $\mathrm{V}_{\text {FB }}$ pin to sense a fraction of the output voltage as shown in Figure 6. Output voltage adjustment range is from 0.8 V to $\mathrm{V}_{\mathrm{IN}}$.


Figure 6. Setting the Output Voltage

To minimize the no-load supply current, resistor values in the megohm range should be used; however, large resistor values should be used with caution. The feedback divider is the only load current when in shutdown. If PCB leakage current to the output node or switch node exceeds the load current, the output voltage will be pulled up. In normal operation, this is generally a minor concern since the load current is much greater than the leakage. The increase in supply current due to the feedback resistors can be calculated from:

$$
\Delta \mathrm{I}_{\mathrm{VIN}}=\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{R} 1+\mathrm{R} 2}\right) \cdot\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)
$$

## Run Pin with Programmable Hysteresis

The LTC3642 has a low power shutdown mode controlled by the RUN pin. Pulling the RUN pin below 0.7 V puts the LTC3642 into a low quiescent current shutdown mode $\left(I_{Q} \sim 3 \mu A\right)$. When the RUN pin is greater than 1.2 V , the
controller is enabled. Figure 7 shows examples of configurations for driving the RUN pin from logic.


Figure 7. RUN Pin Interface to Logic

The RUN pin can alternatively be configured as a precise undervoltage lockout (UVLO) on the $\mathrm{V}_{\text {IN }}$ supply with a resistive divider from $V_{I N}$ to ground. The RUN pin comparator nominally provides $10 \%$ hysteresis when used in this method; however, additional hysteresis may be added with the use of the HYST pin. The HYST pin is an opendrain output that is pulled to ground whenever the RUN comparator is not tripped. A simple resistive divider can be used as shown in Figure 8 to meet specific $\mathrm{V}_{\text {IN }}$ voltage requirements.


Figure 8. Adjustable Undervoltage Lockout

Specific values forthese UVLO thresholds can be computed from the following equations:
Rising $\mathrm{V}_{\text {IN }}$ UVLO Threshold $=1.21 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)$
Falling $\mathrm{V}_{\text {IN }}$ UVLO Threshold $=1.10 \mathrm{~V} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2+\mathrm{R} 3}\right)$

## APPLICATIONS INFORMATION

The minimum value of these thresholds is limited to the internal $\mathrm{V}_{\text {IN }}$ UVLO thresholds that are shown in the Electrical Characteristics table. The current that flows through this divider will directly add to the shutdown, sleep and active current of the LTC3642, and care should be taken to minimize the impact of this current on the overall efficiency of the application circuit. Resistor values in the megohm range may be required to keep the impact on quiescent shutdown and sleep currents low. Be aware that the HYST pin cannot be allowed to exceed its absolute maximum rating of 6 V . To keep the voltage on the HYST pin from exceeding 6 V , the following relation should be satisfied:

$$
V_{\operatorname{IN}(\operatorname{MAX})} \cdot\left(\frac{R 3}{R 1+R 2+R 3}\right)<6 V
$$

The RUN pin may also be directly tied to the $\mathrm{V}_{\text {IN }}$ supply for applications that do not require the programmable undervoltage lockoutfeature. In this configuration, switching is enabled when $\mathrm{V}_{\text {IN }}$ surpasses the internal undervoltage lockout threshold.

## Soft-Start

The internal 0.75 ms soft-start is implemented by ramping both the effective reference voltage from 0 V to 0.8 V and the peak current limit set by the $\mathrm{I}_{\text {SET }}$ pin $(25 \mathrm{~mA}$ to 115 mA$)$.
To increase the duration of the reference voltage soft-start, place a capacitor from the SS pin to ground. An internal $5 \mu \mathrm{~A}$ pull-up current will charge this capacitor, resulting in a soft-start ramp time given by:

$$
\mathrm{t}_{S S}=\mathrm{C}_{S S} \cdot \frac{0.8 \mathrm{~V}}{5 \mu \mathrm{~A}}
$$

When the LTC3642 detects a fault condition (input supply undervoltage or overvoltage) or when the RUN pin falls below 1.1 V , the SS pin is quickly pulled to ground and the internal soft-start timer is reset. This ensures an orderly restart when using an external soft-start capacitor.

The duration of the 1 ms internal peak current soft-start may be increased by placing a capacitor from the $\mathrm{I}_{\text {SET }}$ pin to ground. The peak current soft-start will ramp from 25 mA to the final peak current value determined by a resistor from $I_{\text {SET }}$ to ground. A $1 \mu \mathrm{~A}$ current is sourced out of the
$I_{\text {SET }}$ pin. With only a capacitor connected between $I_{\text {SET }}$ and ground, the peak current ramps linearly from 25 mA to 115 mA , and the peak current soft-start time can be expressed as:

$$
\mathrm{t}_{\mathrm{SS}(\mathrm{ISET})}=\mathrm{C}_{\text {ISET }} \cdot \frac{0.8 \mathrm{~V}}{1 \mu \mathrm{~A}}
$$

A linear ramp of peak current appears as a quadratic waveform on the output voltage. For the case where the peak current is reduced by placing a resistor from ISET to ground, the peak current offset ramps as a decaying exponential with a time constant of $\mathrm{R}_{\text {ISET }} \bullet \mathrm{C}_{\text {ISET }}$. For this case, the peak current soft-start time is approximately $3 \cdot R_{\text {ISET }}{ }^{\bullet} \mathrm{C}_{\text {ISET }}$.

Unlike the SS pin, the ISET pin does not get pulled to ground during an abnormal event; however, if the I ${ }_{\text {SET }}$ pin is floating (programmed to 115 mA peak current), the SS and $I_{\text {SET }}$ pins may be tied together and connected to a capacitor to ground. For this special case, both the peak current and the reference voltage will soft-start on power-up and after fault conditions. The ramp time for this combination is $\mathrm{C}_{S S(I S E T)} \bullet(0.8 \mathrm{~V} / 6 \mu \mathrm{~A})$.

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times $100 \%$. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

$$
\text { Efficiency }=100 \%-(L 1+L 2+L 3+\ldots)
$$

where L1, L2, etc. are the individual losses as a percentage of input power.
Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses: $V_{\text {IN }}$ operating current and I ${ }^{2} R$ losses. The $V_{\text {IN }}$ operating current dominates the efficiency loss at very low load currents whereas the $I^{2} R$ loss dominates the efficiency loss at medium to high load currents.

1. The $\mathrm{V}_{\text {IN }}$ operating current comprises two components: The DC supply current as given in the electrical characteristics and the internal MOSFET gate charge currents.

## APPLICATIONS INFORMATION

The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, $d Q$, moves from $V_{\text {IN }}$ to ground. The resulting $d Q / d t$ is the current out of $V_{\text {IN }}$ that is typically larger than the DC bias current.
2. $I^{2} R$ losses are calculated from the resistances of the internal switches, $\mathrm{R}_{\text {SW }}$, and external inductor $\mathrm{R}_{\mathrm{L}}$. When switching, the average output current flowing through the inductor is "chopped" between the high side PMOS switch and the low side NMOS switch. Thus, the series resistance looking back into the switch pin is a function of the top and bottom switch $R_{D S(O N)}$ values and the duty cycle ( $\mathrm{DC}=\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ ) as follows:

$$
R_{S W}=\left(R_{D S(O N) T O P)}\right) D C+\left(R_{D S(O N) B O T}\right)(1-D C)
$$

The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain the $I^{2}$ R losses, simply add $R_{S W}$ to $R_{L}$ and multiply the result by the square of the average output current:

$$
I^{2} R \text { Loss }=I_{0}^{2}\left(R_{S W}+R_{L}\right)
$$

Other losses, including $\mathrm{C}_{\operatorname{IN}}$ and $\mathrm{C}_{\text {OUT }}$ ESR dissipative losses and inductor core losses, generally account for less than 2\% of the total power loss.

## Thermal Considerations

The LTC3642 does not dissipate much heat due to its high efficiency and low peak current level. Even in worst-case conditions (high ambient temperature, maximum peak current and high duty cycle), the junction temperature will exceed ambient temperature by only a few degrees.

## Design Example

As a design example, consider using the LTC3642 in an application with the following specifications: $\mathrm{V}_{I N}=24 \mathrm{~V}$, $V_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{f}=250 \mathrm{kHz}$. Furthermore, assume for this example that switching should start when $\mathrm{V}_{\text {IN }}$ is greater than 12 V and should stop when $\mathrm{V}_{\text {IN }}$ is less than 8 V .

First, calculate the inductor value that gives the required switching frequency:

$$
\mathrm{L}=\left(\frac{3.3 \mathrm{~V}}{250 \mathrm{kHz} \cdot 115 \mathrm{~mA}}\right) \cdot\left(1-\frac{3.3 \mathrm{~V}}{24 \mathrm{~V}}\right) \cong 100 \mu \mathrm{H}
$$

Next, verify that this value meets the $L_{\text {MIIN }}$ requirement. For this input voltage and peak current, the minimum inductor value is:

$$
\mathrm{L}_{\text {MIN }}=\frac{24 \mathrm{~V} \cdot 100 \mathrm{~ns}}{115 \mathrm{~mA}} \cong 22 \mu \mathrm{H}
$$

Therefore, the minimum inductor requirement is satisfied, and the $100 \mu \mathrm{H}$ inductor value may be used.
Next, $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {OUT }}$ are selected. For this design, $\mathrm{C}_{\text {IN }}$ should be size for a current rating of at least:

$$
\mathrm{I}_{\mathrm{RMS}}=50 \mathrm{~mA} \cdot \frac{3.3 \mathrm{~V}}{24 \mathrm{~V}} \cdot \sqrt{\frac{24 \mathrm{~V}}{3.3 \mathrm{~V}}-1} \cong 18 \mathrm{~mA}_{\mathrm{RMS}}
$$

Due to the low peak current of the LTC3642, decoupling the $\mathrm{V}_{\text {IN }}$ supply with a $1 \mu \mathrm{~F}$ capacitor is adequate for most applications.

Cout will be selected based on the output voltage ripple requirement. For a $1.5 \%(50 \mathrm{mV})$ output voltage ripple at no load, Cout can be calculated from:

$$
\mathrm{C}_{\text {OUT }}=\frac{115 \mathrm{~mA} \cdot 4 \cdot 10^{-6}}{2\left(50 \mathrm{mV}-\frac{3.3 \mathrm{~V}}{160}\right)}
$$

A 7.8 $\mu \mathrm{F}$ capacitor gives this typical output voltage ripple at no load. Choose a $10 \mu \mathrm{~F}$ capacitor as a standard value.
The output voltage can now be programmed by choosing the values of R1 and R2. Choose R2 $=240 \mathrm{k}$ and calculate R1 as:

$$
\mathrm{R} 1=\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{0.8 \mathrm{~V}}-1\right) \cdot \mathrm{R} 2=750 \mathrm{k}
$$

## APPLICATIONS InFORMATION

The undervoltage lockout requirement on $V_{\text {IN }}$ can be satisfied with a resistive divider from $\mathrm{V}_{\text {IN }}$ to the RUN and HYST pins. Choose R1 = 2M and calculate R2 and R3 as follows:

$$
\begin{aligned}
& \mathrm{R} 2=\left(\frac{1.21 \mathrm{~V}}{\mathrm{~V}_{\operatorname{IN(RISING)})^{-1.21 V}}}\right) \cdot \mathrm{R} 1=224 \mathrm{k} \\
& \mathrm{R} 3=\left(\frac{1.1 \mathrm{~V}}{\mathrm{~V}_{\text {IN(FALLING })}-1.1 \mathrm{~V}}\right) \cdot \mathrm{R} 1-\mathrm{R} 2=90.8 \mathrm{k}
\end{aligned}
$$

Choose standard values for $\mathrm{R} 2=226 \mathrm{k}$ and $\mathrm{R} 3=91 \mathrm{k}$. The $I_{\text {SET }}$ pin should be left open in this example to select maximum peak current ( 115 mA ). Figure 9 shows a complete schematic for this design example.


Figure 9. 24 V to $3.3 \mathrm{~V}, 50 \mathrm{~mA}$ Regulator at 250 kHz

## PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3642. Check the following in your layout:

1. Large switched currents flow in the power switches and input capacitor. The loop formed by these components should be as small as possible. A ground plane is recommended to minimize ground impedance.
2. Connect the (+) terminal of the input capacitor, $\mathrm{C}_{\mathrm{IN}}$, as close as possible to the $\mathrm{V}_{\text {IN }}$ pin. This capacitor provides the AC current into the internal power MOSFETs.
3. Keep the switching node, SW, away from all sensitive small signal nodes. The rapid transitions on the switching node can couple to high impedance nodes, in particular $V_{\mathrm{FB}}$, and create increased output ripple.
4. Flood all unused area on all layers with copper. Flooding with copper will reduce the temperature rise of power components. You can connect the copper areas to any DC net (Vin, $\mathrm{V}_{\text {OUT, }}$ GND or any other DC rail in your system).


Figure 10. Layout Example

## TYPICAL APPLICATIONS



Figure 11. High Efficiency 5V Regulator

$\mathrm{C}_{\text {IN }}$ : TDK C3216X7R1E105KT
Cout: AVX 08056D106KAT2A
L1: TAIYO YUDEN CBC2518T470K

Positive-to-Negative Converter


Efficiency vs Load Current


Soft-Start Waveforms


Maximum Load Current vs Input Voltage


TYPICAL APPLICATIONS
Small Size, Limited Peak Current, 10mA Regulator


High Efficiency 15V, 10mA Regulator

$\mathrm{C}_{\text {IN: }}$ AVX 18125C105KAT2A
Cout: TDK C3216X7R1E475KT
L1: COILCRAFT DS1608C-475

Efficiency vs Load Current


PACKAGE DESCRIPTION

## DD Package

8-Lead Plastic DFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1698 Rev C)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1) 2. DRAWING NOT TO SCALE
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
4. EXPOSED PAD SHALL BE SOLDER PLATED
5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

## LTC3642

PACKAGE DESCRIPTION
MS8E Package
8-Lead Plastic MSOP, Exposed Die Pad
(Reference LTC DWG \# 05-08-1662 Rev I)


## REVISION HISTOßY (Revision history begins at Rev B )

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :---: | :---: |
| B | 6/10 | Text updates in Description <br> Updates to Absolute Maximum Ratings <br> LTC3642IMS8E-3.3E\#PBF changed to LTC3642IMS8E-3.3\#PBF in Order Information <br> Updates to Electrical Characteristics <br> Updates to graphs G05, G06, G14, G16, G17 <br> Updated description for Pins 8 and 9 in Pin Functions <br> Text updates in Operation section <br> Text updates in Applications Information section <br> Figure 10 graphic added <br> Updated Y -axis text on TA04b graphic <br> Asterisk and related text added to Typical Application <br> Related Parts updated | $\begin{gathered} 1 \\ 2 \\ 2 \\ 2 \\ 3 \\ 4,5 \\ 6 \\ 8,9 \\ 13 \\ 16 \\ 17 \\ 22 \\ 22 \end{gathered}$ |
| C | 10/10 | Updated text in $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {OUT }}$ Selection section Updated text in Design Example section | $\begin{aligned} & 12 \\ & 15 \end{aligned}$ |

## TYPICAL APPLICATION

## 5V, 50mA Regulator for Automotive Applications


$\mathrm{C}_{\text {IN: }}$ TDK C3225X7R2A105M $\quad * V_{\text {OUT }}=V_{\text {BATT }}$ FOR $V_{\text {BATT }}<5 \mathrm{~V}$
Cout: KEMET C1210C106K4RAC
L1: COILTRONICS DRA73-221-R

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { LTC3631/LTC3631-3.3/ } \\ & \text { LTC3631-5 } \end{aligned}$ | 45V, 100 mA Synchronous Micropower Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 4.5 \mathrm{~V} \text { to } 45 \mathrm{~V}\left(60 \mathrm{~V}_{\text {MAX }}\right), \mathrm{V}_{\text {OUT(MIN }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=12 \mu \mathrm{~A} \text {, }$ $\mathrm{I}_{\mathrm{SD}}=3 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN8, MS8E |
| LTC3632 | 50V, 20mA Synchronous Micropower Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN: }} 4.5 \mathrm{~V}$ to $50 \mathrm{~V}\left(60 \mathrm{~V}_{\text {MAX }}\right)$, $\mathrm{V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=12 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}=3 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN8, MS8E |
| LTC1474 | 18V, 250mA (Iout), High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3 \mathrm{~V}$ to 18V, $\mathrm{V}_{\text {OUT(MIN) }}=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=10 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}=6 \mu \mathrm{~A}, \mathrm{MSOP8}$ |
| LT1934/LT1934-1 | 36V, 250 mA (Iout), Micropower Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {In : }} 3.2 \mathrm{~V} \text { to } 34 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=1.25 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=12 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ $\text { ThinSOT }{ }^{\text {TM }} \text { Package }$ |
| LT1939 | 25V, 2A, 2.5MHz High Efficiency DC/DC Converter and LDO Controller | $\begin{aligned} & \mathrm{V}_{\text {IN: }}: 3.6 \mathrm{~V} \text { to } 25 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<10 \mu \mathrm{~A}, \\ & 3 \mathrm{~mm} \times 3 \mathrm{~mm} \text { DFN10 } \end{aligned}$ |
| LT3437 | 60V, 400 mA (I $\mathrm{I}_{\text {out }}$ ), Micropower Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN: }}: 3.3 \mathrm{~V}$ to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIM }}=1.25 \mathrm{~V}, \mathrm{I}_{Q}=100 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}$, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN10, TSSOP16E |
| LT3470 | 40V, 250mA (Iout), High Efficiency Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN: }}: 4 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}$ (MIN) $=1.2 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=26 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, $2 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN8, ThinSOT |
| LT3685 | 36 V with Transient Protection to 60V, 2A (Iout), 2.4MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN }}: 3.6 \mathrm{~V} \text { to } 38 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.78 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=70 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN10, MSOP10E |


[^0]:    $\boldsymbol{\mathcal { G }}$, LT, LTC, LTM, Burst Mode, Linear Technology, and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

