## Micropower 1A Boost Converter with Schottky and Output Disconnect

## feATURES

- Tiny Solution Size
- Low Quiescent Current:
$150 \mu \mathrm{~A}$ in Active Mode ( $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=15 \mathrm{~V}$,
No Load)
1 $\mu \mathrm{A}$ in Shutdown Mode
- Internal 1A, 36V Switch
- Integrated Schottky Diode
- Integrated PNP Output Disconnect
- Internal Reference Override Pin
- PGOOD Pin
- 25 V at 80 mA from 3.6 V Input
- Auxiliary NPNs for Intermediate

Bias Voltages (LT3473A)

- Automatic Burst Mode ${ }^{\circledR}$ Operation at Light Load
- Constant Switching Frequency: 1.2MHz
- Thermal Shutdown
- Input Range: 2.2V to 16 V
- Low Profile ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) DFN Package (LT3473)
- Low Profile ( $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) DFN Package (LT3473A)


## APPLICATIONS

- OLED Bias
- CCD Bias


## DESCRIPTIOn

The LT ${ }^{\circledR} 3473 /$ LT3473A are micropower step-up DC/DC converters with integrated Schottky diode and output disconnect circuitry in low profile DFN packages. The small package size, high level of integration and the use of tiny SMT components yield a solution size of less than $50 \mathrm{~mm}^{2}$. The internal 1 A switch allows the device to deliver 25 V at up to 80 mA from a Li-Ion cell, while automatic Burst Mode operation maintains efficiency at light load. An auxiliary reference input (CTRL) allows the user to override the internal 1.25 V feedback reference with any lower value, allowing full control of the output voltage during operation. A PGOOD pin sinks current when the output voltage reaches $90 \%$ of final value.
The LT3473A includes two NPN transistors for generating intermediate bias voltages from the output and is offered in a 12 -lead ( $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) DFN package. The LT3473 does not include these NPNs and is offered in an 8-lead ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) package.
The rugged 36 V switch and output disconnect circuitry allow outputs up to 34 V to be easily generated in a simple boost topology.
$\mathbf{\triangle 7}$, LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION



Conversion Efficiency and Power Loss vs Output Current


## ABSOLUTE MAXIMUM RATInGS (Noei)

| $V_{\text {IN }}$ Voltage ... | ........... 16V | CTRL Voltage $\qquad$ 10 V NB1, NB2 Voltage |  |
| :---: | :---: | :---: | :---: |
| SHDN Voltage | ........ 16V |  |  |
| SW Voltage | ..... 36V | NE1, NE2 Voltage ............................................ 36V |  |
| PGOOD Voltage | ... 36V | Maximum Junction Temperature ...................... $125^{\circ} \mathrm{C}$ |  |
| CAP Voltage . | ... 36V | Operating Temperature Range (Note 2) .. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |
| OUT Voltage | ..... 36V | Storage Temperature Range ............... $-65^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |
| FB Voltage ...................................................... 10V |  |  |  |
| PACKAGE/ORDER INFORMATION |  |  |  |
|  | ORDER PART NUMBER |  |  |
|  | LT3473EDD |  | LT3473AEDE |
| DD PACKAGE 8 -LEAD $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ PLASTIC DFN | DD PART MARKING |  | DE PART MARKING |
| $\mathrm{T}_{\mathrm{Jmax}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=43^{\circ} \mathrm{C} / \mathrm{W}$ | LBJJ | $\begin{gathered} \text { DE PACKAGE } \\ \text { 12-LEAD }(4 \mathrm{~mm} \times 3 \mathrm{~mm}) \text { PLASTIC DFN } \end{gathered}$ | 3473A |
| EXPOSED PAD (PIN 9) IS GND MUST BE SOLDERED TO PCB (NOTE 3) |  | $\begin{aligned} & T_{J M A X}=125^{\circ} \mathrm{C}, \theta_{J J}=43^{\circ} \mathrm{C} / \mathrm{W} \\ & \text { EXPOSED PAD PIP } 13) \text { SGND } \end{aligned}$ mUST BE SOLDERED TO PCB (NOTE 3) |  |

Consult LTC Marketing for parts specified with wider operating temperature ranges.

## ELECTRICAL CHARACTERISTICS

The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$V_{I N}=3 V, \overline{S H D N}=3 V$, CTRL $=2 V$, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Operation Voltage |  |  | 2.2 |  |  | V |
| Maximum Operation Voltage |  |  |  |  | 16 | V |
| Supply Current | $\begin{aligned} & \overline{\mathrm{SHDN}}=3 \mathrm{~V}, \text { Not Switching } \\ & \overline{\mathrm{SHDN}}=0 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 100 \\ & 0.1 \end{aligned}$ | 1 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| $\overline{\text { SHDN }}$ Voltage to Enable Chip |  | $\bullet$ | 1.4 |  |  | V |
| SHDN Voltage to Disable Chip |  | $\bullet$ |  |  | 0.2 | V |
| $\overline{\text { SHDN }}$ Pin Bias Current |  |  |  | 2 |  | $\mu \mathrm{A}$ |
| FB Voltage |  | $\bullet$ | 1.235 | 1.25 | 1.26 | V |
| FB Voltage Line Regulation | $3 \mathrm{~V}<\mathrm{V}_{\text {IN }}<16 \mathrm{~V}$ |  |  | 0.01 |  | \%/V |
| FB Pin Bias Current | $\mathrm{FB}=1.27 \mathrm{~V}$ |  |  | 20 |  | nA |
| CTRL to FB Offset | CTRL $=0.5 \mathrm{~V}$ |  |  | 5 | 20 | mV |
| CTRL Pin Bias Current | CTRL $=1 \mathrm{~V}$ |  |  | 50 |  | nA |
| FB Threshold for $\overline{\text { PGOOD }}$ | $\begin{aligned} & \text { CTRL }=2 \mathrm{~V} \\ & \mathrm{CTRL}=0.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.15 \\ & 0.40 \end{aligned}$ |  | V |
| PGOOD Current Capacity |  | $\bullet$ | 100 |  |  | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS

The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$V_{I N}=3 V$, SHDN $=3 V$, CTRL $=2 V$, unless otherwise specified.

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching Frequency |  |  | 0.9 | 1.2 | 1.4 | MHz |
| Maximum Duty Cycle |  | $\bullet$ | 88 | 92 |  | \% |
| Switch Current Limit |  | $\bullet$ | 1.2 |  |  | A |
| Switch V ${ }_{\text {CESAT }}$ | $\mathrm{I}_{\text {SW }}=100 \mathrm{~mA}$ |  |  | 45 |  | mV |
| Switch Leakage Current | $\mathrm{V}_{\text {SW }}=5 \mathrm{~V}$ |  |  | 0.1 | 5 | $\mu \mathrm{A}$ |
| Schottky Forward Drop | $\mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA}$ |  |  | 0.45 |  | V |
| Schottky Leakage Current | CAP $=36 \mathrm{~V}$, SW $=0 \mathrm{~V}$ |  |  |  | 4 | $\mu \mathrm{A}$ |
| Disconnect PNP Voltage Drop | $\begin{aligned} & I_{\text {OUT }}=100 \mathrm{\mu A}, C A P=20 \mathrm{~V} \\ & \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{CAP}=20 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 80 \\ 250 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Disconnect PNP Quiescent Current | CAP $=20 \mathrm{~V}$ |  |  | 1.2 |  | ${ }_{\mu}$ |
| Disconnect PNP Leakage Current | $\overline{\mathrm{SHDN}}=0 \mathrm{UT}=0 \mathrm{~V}, \mathrm{CAP}=20 \mathrm{~V}$ |  |  | 0.01 | 0.1 | $\mu \mathrm{A}$ |
| LTC3473A Only |  |  |  |  |  |  |
| NPN1 Voltage Drop | INE1 = 1mA |  |  | 0.8 |  | V |
| NPN1 Beta | INE1 $=1 \mathrm{~mA}$ |  | 60 |  |  |  |
| NPN2 Voltage Drop | INE2 = 1mA |  |  | 0.8 |  | V |
| NPN2 Beta | INE2 $=1 \mathrm{~mA}$ |  | 60 |  |  |  |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: The LT3473EDD and LT3473AEDE are guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: Failure to correctly solder the Exposed Pad of the package to the PC board will result in a thermal resistance much higher than $40^{\circ} \mathrm{C}$.

## TYPICAL PGRFORMARCG CHARACT $\in$ RISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.



## TYPICAL PERFORMANC CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.



## TYPICAL PERFORMANC CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.



## PIn fUnCTIOnS (LT3473ムโт373A)

CAP (Pin 1/Pin 1): Internal Output Voltage. This pin is the Schottky cathode and disconnect PNP emitter. Connect output capacitor here.

OUT (Pin 2/Pin 2): Output of Disconnect Circuit. Bypass this pin with capacitor to ground.

CTRL (Pin 3/Pin 8): External Reference Pin. This pin sets the FB voltage externally between OV and 1.25 V . Tie this pin 1.5 V or higher to use the internal 1.25 V reference.

FB (Pin 4/Pin 7): Feedback Pin. Pin voltage is regulated to 1.25 V if internal reference is used or to the CTRL pin voltage if the CTRL pin voltage is between 0 V and 1.25 V . Connect the feedback resistor divider to this pin. The output voltage is regulated to:

$$
V_{\text {OUT }}=V_{\text {REF }} \cdot\left(\frac{R 2}{R 1}+1\right)
$$

$\overline{\text { PGOOD (Pin 5/Pin 9): Power Good Output. Open collector }}$ logic output that starts to sink current when FB reaches within 100 mV of the reference voltage.
$\overline{\text { SHDN }}$ (Pin 6/Pin 10): Shutdown Pin. Connect to 1.4 V or higher to enable device; 0.2 V or less to disable device. Also functions as soft-start. Use RC filter as shown in Figure 4.
$\mathrm{V}_{\mathrm{IN}}$ (Pin 7/Pin 11): Input Supply Pin. Must be locally bypassed with a X5R or X7R type ceramic capacitor.

SW (Pin 8/Pin 12): Switch Pin. Connect inductor here. Minimize the metal trace area connected to the pin to minimize EMI.

Exposed Pad (Pin 9/Pin 13): Ground. Solder directly to PCB ground plane through multiple vias under the package for optimum thermal performance.

## LT3473A Only

NB1 (Pin 3): NPN1 Base.
NE1 (Pin 4): NPN1 Emitter.
NB2 (Pin 5): NPN2 Base.
NE2 (Pin 6): NPN2 Emitter.

BLOCK DIAGRAM


Figure 1. LT3473 Block Diagram


Figure 2. LT3473A Block Diagram

## APPLICATIONS INFORMATION

## Operation

The LT3473 combines a current mode, fixed frequency PWM architecture with Burst Mode micropower operation to maintain high efficiency at light loads. Operation can best be understood by referring to the Block Diagram.

The reference of the part is determined by the lower of the internal 1.25 V bandgap reference and the voltage at the CTRL pin. The error amplifier compares voltage at the FB pin with the reference and generates an error signal $\mathrm{V}_{\mathrm{C}}$. When $\mathrm{V}_{\mathrm{C}}$ is below the Burst Mode threshold voltage, $\mathrm{B}_{\mathrm{TH}}$, the hysteretic comparator, A1, shuts off the power section leaving only the low power circuitry running. Total current consumption in this state is minimized. As output loading
causes the FB voltage to decrease, $\mathrm{V}_{\mathrm{C}}$ increases causing A1 to enable the power section circuitry. The chip starts switching. If the load is light, the output voltage (and FB voltage) will increase until A1 turns offthe power section. The output voltage starts to fall again. This cycle repeats and generates low frequency ripple at the output. This Burst Mode operation keeps the output regulated and reduces average current into the IC, resulting in high efficiency at light load. Ifthe outputload increases sufficiently, A1's output remains high, resulting in continuous operation.

At the start of each oscillator cycle, the SR latch is set, turning on the power switch Q1. A voltage proportional to the switch current is added to a stabilizing ramp and the


## APPLICATIONS INFORMATION

resulting sum is fed into the positive terminal of the PWM comparator A2. When this voltage exceeds the level of the error signal $\mathrm{V}_{\mathrm{C}}$, the SR latch is reset, turning off the power switch Q1. The error amplifier sets the peak current level to keep the output in regulation. If the error amplifier's output increases, more current is delivered to the output; if it decreases, less current is delivered.

The LT3473 includes an internal power Schottky diode and a PNP transistor, Q2, for output disconnect. Q2 disconnects the load from the input during shutdown. The part also has a power good indication pin, $\overline{\text { PGOOD. When the }}$ FB voltage reaches within 100 mV of the reference voltage, the comparator A4 turns on Q5, sinking current from PGOOD pin.
The LT3473 has thermal shutdown feature with threshold at about $145^{\circ} \mathrm{C}$.

## Inductor Selection

A 6.8uH inductor is recommended for the LT3473. The minimum inductor size that may be used in a given application depends on required efficiency and output current.
Inductors with low core losses and small DCR (copper wire resistance) at 1.2 MHz are good choices for LT3473 applications. Some inductors in this category with small size are listed in Table 1. The efficiency comparison of different inductors is shown in Figure 3.


Figure 3. Efficiency Comparison of Different Inductors

## Capacitor Selection

The small package of ceramic capacitors makes them suitable for LT3473 applications. X5R and X7R types of ceramic capacitors are recommended because they retain their capacitance over wider voltage and temperature ranges than other types such as Y5V or Z5U. A 4.7 $\mu$ F input capacitor, a $0.47 \mu \mathrm{~F}$ output capacitor and a $2.2 \mu \mathrm{~F}$ capacitor bypassing output disconnect PNP are sufficient for most LT3473 applications.

Table 2. Recommended Ceramic Capacitor Manufacturers

| MANUFACTURER | TELEPHONE | URL |
| :--- | :---: | :--- |
| Taiyo Yuden | $408-573-4150$ | www.t-yuden.com |
| AVX | $843-448-9411$ | www.avxcorp.com |
| Murata | $814-237-1431$ | www.murata.com |
| Kemet | $408-986-0424$ | www.kemet.com |

Table 1. Recommended Inductors

| PART | DCR <br> $(\mathbf{m} \Omega)$ | CURRENT <br> RATING $(\mathbf{A})$ | DIMENSION <br> $(\mathbf{m m})$ | MANUFACTURER |
| :--- | :---: | :---: | :---: | :--- |
| DO1605T-682 | 200 | 1.1 | $5.4 \times 4.2 \times 1.8$ | Coilcraft |
| ME3220-682 | 270 | 1.0 | $3.2 \times 2.5 \times 2.0$ | $800-322-2645$ |
| MSS6122-682 | 100 | 1.45 | $6.1 \times 6.1 \times 2.2$ | $\underline{\text { www.coilcraft.com }}$ |
| MSS5131-682 | 60 | 1.05 | $5.1 \times 5.1 \times 3.1$ |  |
| LQH55DN6R8 | 74 | 2.0 | $5.7 \times 5.0 \times 4.7$ | Murata <br>  |
|  |  |  | $814-237-1431$ <br> www.murata.com |  |
| CDRH5D18-6R2 | 71 | 1.4 | $5.7 \times 5.7 \times 2.0$ | Sumida |
| CDRH4D28-6R8 | 81 | 1.12 | $4.7 \times 4.7 \times 3.0$ | $847-956-0666$ |
| CDRH5D28-6R2 | 33 | 1.8 | $5.7 \times 5.7 \times 3.0$ | $\underline{\text { www.sumida.com }}$ |
| CRD53-4R7 | 74 | 1.68 | $6.0 \times 5.2 \times 3.2$ |  |
| A918CY-6R2M | 62 | 1.49 | $6.0 \times 6.0 \times 2.0$ | Toko |
| (TYPE D62LCB) |  |  |  | $5.0 \times 5.0 \times 3.0$ |
| A915AY-6R8M | 68 | 1.51 | $\underline{\text { www.tokoam.com }}$ |  |
| (TYPE D53LC) |  |  |  |  |

## APPLICATIONS INFORMATION

## Inrush Current

The LT3473 has an integrated Schottky power diode. When supply voltage is abruptly applied to the $\mathrm{V}_{\text {IN }}$ pin while the output capacitor is discharged, the voltage difference between $\mathrm{V}_{\text {IN }}$ and CAP generates inrush current flowing from the input through the inductor and the internal Schottky diode to charge the output capacitor at the CAP pin. The maximum current the LT3473's Schottky can sustain is 2 A . The selection of inductor and capacitor values should ensure that the peak inrush current is less than 2A. Peak inrush current can be calculated as follows:
$\mathrm{I}_{\mathrm{p}}=\frac{\mathrm{V}_{\text {IN }}-0.6}{\mathrm{~L} \cdot \omega} \cdot \exp \left(-\frac{\alpha}{\omega} \cdot \arctan \left(\frac{\omega}{\alpha}\right)\right) \cdot \sin \left(\arctan \left(\frac{\omega}{\alpha}\right)\right)$
$\alpha=\frac{r+1.5}{2 \cdot L}$
$\omega=\sqrt{\frac{1}{L \cdot C}-\frac{r}{4 \cdot L^{2}}}$
where $L$ is the inductance, $r$ is the resistance of the inductor and $C$ is the output capacitance. For a low DCR inductor, which is usually the case for this application, the peak inrush current can be simplified as follows:

$$
I_{P}=\frac{V_{\mathbb{I N}}-0.6}{L \bullet \omega} \cdot \exp \left(-\frac{\alpha}{\omega} \bullet \frac{\pi}{2}\right)
$$

A large abrupt voltage step at $\mathrm{V}_{\text {IN }}$ and/or a large capacitor at the CAP pin generate larger inrush current. Table 3 gives inrush peak currents for some component selections. An inductor with low saturation current could generate very large inrush current. For this case, inrush current should be measured to ensure safe operation. Note that inrush current is not a concern if the input voltage rises slowly.
Table 3. Inrush Peak Current

| $\mathbf{V}_{\mathbf{I N}}(\mathbf{V})$ | $\mathbf{R}(\Omega)$ | $\mathbf{L}(\mu \mathbf{H})$ | $\mathbf{C}(\mu \mathbf{F})$ | $\mathbf{I}_{\mathbf{P}}(\mathbf{A})$ |
| :---: | :---: | :---: | :---: | :---: |
| 5 | 0.05 | 6.8 | 0.47 | 0.86 |
| 10 | 0.05 | 6.8 | 0.47 | 1.83 |
| 3.6 | 0.05 | 6.8 | 0.47 | 0.58 |
| 3.6 | 0.05 | 4.7 | 0.47 | 0.67 |

## Setting the Output Voltages

The LT3473 has both an internal 1.25 V reference and an external reference input. This allows the user to select between using the built-in reference and supplying an external reference voltage. The voltage at the CTRL pin can be adjusted while the device is operating to alter the output voltage for purposes such as display dimming or contrast adjustment. To use the internal 1.25 V reference, the CTRL pin must be held higher than 1.5 V . When the CTRL pin is held between 0 V and 1.2 V , the LT 3473 will regulate the output such that the FB pin voltage is equal to the CTRL pin voltage.

The CAP pin should be used as the feedback node. To set the output voltage, select the values of R1 and R2 according to the following equation.

$$
V_{\mathrm{INT}}=\mathrm{V}_{\mathrm{REF}} \cdot\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right)
$$

where $V_{\text {REF }}=1.25 \mathrm{~V}$ if the internal reference is used, or $V_{\text {REF }}=V_{\text {CTRL }}$ if $V_{\text {CTRL }}$ is between 0 V and 1.2 V .
To maintain output voltage accuracy, $1 \%$ resistors are recommended.

## Soft-Start

The $\overline{\text { SHDN }}$ pin also functions as soft-start. Use an RC filter at the SHDN pin to limit the start-up current. The small bias current of the SHDN pin allows using a small capacitor for a large RC time constant.


Figure 4. Soft-Start Circuitry

## Output Disconnect Considerations

The LT3473 has an output disconnect PNP that isolates the load from the input during shutdown. The drive circuit maintains the PNP at the edge of saturation, adaptively according to the load, thus yielding the best compromise between $V_{\text {CESAT }}$ and quiescent current to minimize power loss. To remain stable, it requires a bypass capacitor connected between the OUT pin and the CAP pin or

## APPLICATIONS INFORMATION

between the OUT pin and ground. A ceramic capacitor with a value of $1 \mu \mathrm{~F}$ is a good choice. The voltage drop (PNP $V_{\text {CESAT }}$ ) can be accounted for by setting the output voltage according to the following formula:

$$
V_{\text {OUT }}=V_{\text {INT }}-V_{\text {CESAT }}=V_{\text {REF }} \cdot\left(1+\frac{R 2}{R 1}\right)-V_{\text {CESAT }}
$$

## Auxiliary NPN Devices (LT3473A Only)

The LT3473A has two auxiliary NPNs as shown in the Block Diagram that can provide intermediate outputs less than OUT. The collectors of the NPNs are connected to the OUT pin internally. Each NPN can dissipate 100 mW safely and has a minimum beta of 60 . A resistor string can be


Figure 5. Auxiliary NPN Transistors in LT3473A. REXT1, $\mathrm{R}_{\text {EXT2 }}$ and $\mathrm{R}_{\mathrm{EXT}}$ Set Intermediate Voltage at NE1 and NE2

connected to the two bases as shown in Figure 5 to generate buffered voltage at the emitters. When sourcing high current at low voltage, keep in mind that the NPNs will be dissipating a fair amount of power, which must be supplied by the DC/DC converter.

## Thermal Shutdown

The LT3473 has thermal shutdown circuitry that shuts down the part when the junction temperature reaches approximately $145^{\circ} \mathrm{C}$ to protect the part from abnormal operation with high power dissipation, such as an output short circuit or excessive power dissipation in the auxiliary NPNs. The part will turn back on when the junction cools down to approximately $125^{\circ} \mathrm{C}$. If the abnormal condition remains, the part will turn on and off while maintaining the junction temperature within the window between $125^{\circ} \mathrm{C}$ and $145^{\circ} \mathrm{C}$.

## Board Layout Consideration

As with all switching regulators, careful attention must be paid to the PCB board layout and component placement. To maximize efficiency, switch rise and fall times are made as short as possible. To prevent electromagnetic interference (EMI) problems, proper layout of the high frequency switching path is essential. The voltage signal of the SW pin has sharp rise and fall edges. Minimize the length and area of all traces connected to the SW pin and always use a ground plane under the switching regulator to minimize interplane coupling. Recommended component placement is shown in Figure 6.


Figure 6. Recommended Component Placement

## PACKAGE DESCRIPTION

## DD Package <br> 8 -Lead Plastic DFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ )

(Reference LTC DWG \# 05-08-1698)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-1)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

## DE Package

12-Lead Plastic DFN ( $4 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1708)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
NOTE:

1. DRAWING PROPOSED TO BE A VARIATION OF VERSION
(WGED) IN JEDEC PACKAGE OUTLINE M0-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
(20


BOTTOM VIEW—EXPOSED PAD
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## TYPICAL APPLICATION

## OLED Bias


$\mathrm{C}_{\text {IN: }}$ TAIYO YUDEN JMK107BJ475
CINT: TAIYO YUDEN GMK212BJ474
Cout: TAIYO YUDEN GMK325BJ225
L1: T0KO A915AY-6R8M (TYPE D53LC)

Efficiency


3473 TA02b

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LT1613 | 550 mA (Isw), 1.4MHz, High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {In: }}: 0.9 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX })}=34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ ThinSOT ${ }^{\text {TM }}$ Package |
| LT1615/LT1615-1 | $300 \mathrm{~mA} / 80 \mathrm{~mA}\left(I_{\text {sw }}\right)$, High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {IN: }}$ : 1 V to 15V, $\mathrm{V}_{\text {OUT(MAX }}=34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LT1930/LT1930A | 1A (Isw), 1.2MHz/2.2MHz, High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {IN: }}$ : 2.6 V to $16 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=4.2 \mathrm{~mA} / 5.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}$, ThinSOT Package |
| LT1935 | 2A (Isw), 1.2MHz, High Efficiency Step-Up DC/DC Converter with Integrated Soft-Start | $\mathrm{V}_{\text {IN: }}: 2.3 \mathrm{~V} \text { to } 16 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=38 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ <br> ThinSOT Package |
| LT1945 | Dual Output, Boost/Inverter, 350 mA (Isw), Constant Off-Time, High Efficiency Step-Up DC/DC Converter | $\begin{aligned} & V_{\text {IN: }}: 1.2 \mathrm{~V} \text { to } 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}= \pm 34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \\ & \text { 10-Lead MS Package } \end{aligned}$ |
| LT1946/LT1946A | $1.5 \mathrm{~A}\left(\mathrm{I}_{\mathrm{sw}}\right), 1.2 \mathrm{MHz} / 2.7 \mathrm{MHz}$, High Efficiency Step-Up DC/DC Converter | $\mathrm{V}_{\text {IN: }}: 2.45 \mathrm{~V}$ to 16V, $\mathrm{V}_{\text {OUT(MAX }}=34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=3.2 \mathrm{~mA}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}, \mathrm{MS8}$ Package |
| LTC ${ }^{\text {® }} 3436$ | 3A (Isw), 1MHz, 34V Step-Up DC/DC Converter | $\begin{aligned} & \mathrm{V}_{\text {IN: }}: 3 \mathrm{~V} \text { to 25V, } \mathrm{V}_{\text {OUT(MAX) }}=34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=0.9 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<6 \mathrm{uA}, \\ & \text { TSSOP-16E Package } \end{aligned}$ |
| LT3461/LT3461A | 300mA (Isw), 1.3MHz/3MHz High Efficiency Step-Up DC/DC Converter with Integrated Schottky Diode | $\mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V} \text { to } 16 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX })}=38 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.8 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ ThinSOT Package |
| LT3463/LT3463A | Dual Output, Boost/Inverter, 250 mA (Isw), Constant Off-Time, High Efficiency Step-Up DC/DC Converters with Integrated Schottkys | $\mathrm{V}_{\text {IN }}: 2.3 \mathrm{~V}$ to 15V, $\mathrm{V}_{\text {OUT(MAX) }}= \pm 40 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=40 \mu \mathrm{~A}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A}$, DFN Package |
| LT3464 | 85mA (Isw), High Efficiency Step-Up DC/DC Converter with Integrated Schottky and PNP Disconnect | $\mathrm{V}_{\text {IN: }}: 2.3 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX }}=34 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=25 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A},$ ThinSOT Package |
| LT3467/LT3467A | 1.1A (Isw), $1.3 \mathrm{MHz} / 2.1 \mathrm{MHz}$, High Efficiency Step-Up DC/DC Converter with Soft-Start | $\begin{aligned} & \mathrm{V}_{\text {IN: }}: 2.4 \mathrm{~V} \text { to } 16 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=40 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.2 \mathrm{~mA}, \mathrm{I}_{\text {SD }}<1 \mu \mathrm{~A} \text {, } \\ & \text { ThinSOT Package } \end{aligned}$ |
| LT3471 | Dual Output, Boost/Inverter, 1.3A (Isw), 1.2MHz, High Efficiency Boost-Inverting DC/DC Converter | $\mathrm{V}_{\text {In }}: 2.4 \mathrm{~V}$ to 16V, $\mathrm{V}_{\text {OUT }}(\mathrm{MAX})= \pm 40 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \mathrm{DFN}$ Package |
| LT3479 | 3 A ( $\mathrm{I}_{\text {sw }}$ ), 3.5MHz, 42V Step-Up DC/DC Converter | $\begin{aligned} & \mathrm{V}_{\text {IN: }}: 2.5 \mathrm{~V} \text { to } 24 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MAX) }}=40 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=5 \mathrm{~mA}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, \\ & \text { DFN, TSSOP-16E Packages } \end{aligned}$ |

ThinSOT is a trademark of Linear Technology Corporation.

