



### **General Description**

### **Features**

The MAX8550/MAX8551 integrate a synchronous-buck PWM controller to generate V<sub>DDQ</sub>, a sourcing and sinking LDO linear regulator to generate V<sub>TT</sub>, and a 10mA reference output buffer to generate V<sub>TTR</sub>. The buck controller drives two external N-channel MOSFETs to generate output voltages down to 0.7V from a 2V to 28V input with output currents up to 15A. The LDO can sink or source up to 1.5A continuous and 3A peak current. Both the LDO output and the 10mA reference buffer output can be made to track the REFIN voltage. These features make the MAX8550/MAX8551 ideally suited for DDR memory applications in desktops, notebooks, and graphic cards.

The PWM controller in the MAX8550/MAX8551 utilizes Maxim's proprietary Quick-PWM<sup>™</sup> architecture with programmable switching frequencies of up to 600kHz. This control scheme handles wide input/output voltage ratios with ease and provides 100ns response to load transients while maintaining high efficiency and a relatively constant switching frequency. The MAX8550 offers fully programmable UVP/OVP and skip-mode options ideal in portable applications. Skip mode allows for improved efficiency at lighter loads. The MAX8551, which is targeted towards desktop and graphic-card applications, does not offer the pulse-skip feature.

The VTT and VTTR outputs track to within 1% of VREFIN / 2. The high bandwidth of this LDO regulator allows excellent transient response without the need for bulk capacitors, thus reducing cost and size.

The buck controller and LDO regulators are provided with independent current limits. Adjustable lossless foldback current limit for the buck regulator is achieved by monitoring the drain-to-source voltage drop of the low-side MOS-FET. Additionally, overvoltage and undervoltage protection mechanisms are built in. Once the overcurrent condition is removed, the regulator is allowed to enter soft-start again. This helps minimize power dissipation during a short-circuit condition. The MAX8550/MAX8551 allow flexible sequencing and standby power management using the SHDNA, SHDNB, and STBY inputs.

Both the MAX8550 and MAX8551 are available in a small 5mm × 5mm, 28-pin thin QFN package.

### **Applications**

DDR I and DDR II Memory Power Supplies Desktop Computers Notebooks and Desknotes Graphic Cards Game Consoles RAID Networking

### Buck Controller

- Quick-PWM with 100ns Load-Step Response
- ♦ Up to 95% Efficiency
- ♦ 2V to 28V Input Voltage Range
- ♦ 1.8V/2.5V Fixed or 0.7V to 5.5V Adjustable Output
- ◆ Up to 600kHz Selectable Switching Frequency
- Programmable Current Limit with Foldback Capability
- 1.7ms Digital Soft-Start and Independent Shutdown
- Overvoltage/Undervoltage-Protection Option
- Power-Good Window Comparator

### **LDO Section**


- Fully Integrated VTT and VTTR Capability
- ♦ VTT has ±3A Sourcing/Sinking Capability
- ♦ VTT and VTTR Outputs Track VREFIN / 2
- ♦ All-Ceramic Output-Capacitor Designs
- ♦ 1.0V to 2.8V Input Voltage Range
- Power-Good Window Comparator

### Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
<b>MAX8550</b> ETI	-40°C to +85°C	28 5mm × 5mm TQFN
MAX8550ETI+	-40°C to +85°C	28 5mm × 5mm TQFN
MAX8551ETI	-40°C to +85°C	28 5mm × 5mm TQFN

+Denotes lead-free package.

### Pin Configuration



### *Typical Operating Circuit appears at end of data sheet. Quick-PWM is a trademark of Maxim Integrated Products, Inc.*

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>IN</sub> to GND	0.3V to +30V
V <sub>DD.</sub> AV <sub>DD</sub> , VTTI to GND	0.3V to +6V
SHDNA, SHDNB, REFIN to GND	0.3V to +6V
SS, POK1, POK2, SKIP, ILIM, FB to	
STBY, TON, REF, UVP/OVP to GND	0.3V to (AV <sub>DD</sub> + 0.3V)
OUT, VTTR to GND	0.3V to (AV <sub>DD</sub> + 0.3V)
DL to PGND1	0.3V to (V <sub>DD</sub> + 0.3V)
DH to LX	0.3V to (V <sub>BST</sub> + 0.3V)
LX to BST	6V to +0.3V
LX to GND	2V to +30V
VTT to GND	0.3V to (V <sub>VTTI</sub> + 0.3V)

VTTS to GND	0.3V to (AV <sub>DD</sub> + 0.3V)
PGND1, PGND2 to GND	0.3V to +0.3V
REF Short Circuit to GND	Continuous
Continuous Power Dissipation ( $T_A = +70$	O°C)
28-Pin 5mm x 5mm TQFN (derate 35.	.7mW/°C
above +70°C)	
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +165°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = +15V, V_{DD} = AV_{DD} = V_{\overline{SHDNA}} = V_{\overline{SHDNB}} = V_{BST} = V_{ILIM} = 5V, V_{OUT} = V_{REFIN} = V_{VTTI} = 2.5V, UVP/OVP = STBY = FB = \overline{SKIP} = GND, PGND1 = PGND2 = LX = GND, TON = OPEN, V_{VTTS} = V_{VTT}, T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
MAIN PWM CONTROLLER	•			•			•
Input Voltage Denge	VIN			2		28	v
Input Voltage Range	V <sub>DD</sub> , AV <sub>DD</sub>			4.5		5.5	V
Output Adjust Range	Vout			0.7		5.5	V
		FB = OUT		0.693	0.7	0.707	
Output Voltage Accuracy (Note 2)		FB = GND		2.47	2.5	2.53	V
(11010 2)		$FB = V_{DD}$		1.78	1.8	1.82	
Soft-Start Ramp Time	tss	Rising edge of $\overline{SH}$	DNA to full current limit		1.7		ms
			TON = GND (600kHz)	170	194	219	ns
On-Time	ton	V <sub>IN</sub> = 15V, V <sub>OUT</sub> = 1.5V (Note 3)	TON = REF (450kHz)	213	243	273	
	- · · ·		TON = OPEN (300kHz)	316	352	389	
			$TON = AV_{DD} (200 \text{kHz})$	461	516	571	
Minimum Off-Time	toff_min	(Note 3)		200	300	450	ns
VIN Quiescent Supply Current	l <sub>IN</sub>				25	40	μA
VIN Shutdown Supply Current		$\overline{SHDNA} = \overline{SHDNB}$	= GND		1	5	μA
		All on (PWM, VTT,	and VTTR on)		2.5	5	
AVDD Quiescent Supply Current		SHDNA = GND (o	nly VTT and VTTR on)		2	4	
AVDD Quescent Supply Current	Iavdd	$STBY = AV_{DD}$ (on	ly VTTR and PWM on)		1	2	mA
		$\overline{\text{SHDNB}} = \text{GND} \text{ (only PWM on)}$			0.5	1	
AV <sub>DD</sub> + V <sub>DD</sub> Shutdown Supply Current		SHDNA = SHDNB = GND			2	10	μA
AV <sub>DD</sub> Undervoltage-Lockout		Rising edge of VIN	1	4.1	4.25	4.4	V
Threshold		Hysteresis			50		mV
V <sub>DD</sub> Quiescent Supply Current	Ivdd	Set V <sub>FB</sub> = 0.8V			1	5	μA

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = +15V, V_{DD} = AV_{DD} = V_{\overline{SHDNA}} = V_{\overline{SHDNB}} = V_{BST} = V_{ILIM} = 5V, V_{OUT} = V_{REFIN} = V_{VTTI} = 2.5V, UVP/OVP = STBY = FB = \overline{SKIP} = GND, PGND1 = PGND2 = LX = GND, TON = OPEN, V_{VTTS} = V_{VTT}, T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
REFERENCE						
Reference Voltage	VREF	$AV_{DD} = 4.5V$ to 5.5V; $I_{REF} = 0$	1.98	2	2.02	V
Reference Load Regulation		$I_{REF} = 0$ to $50\mu A$			0.01	V
		V <sub>REF</sub> rising		1.93		V
REF Undervoltage Lockout		Hysteresis		300		mV
FAULT DETECTION						
OVP Trip Threshold (Referred to Nominal V <sub>OUT</sub> )		UVP/OVP = AVDD (Note 4)	112	116	120	%
UVP Trip Threshold (Referred to Nominal V <sub>OUT</sub> )			65	70	75	%
POK1 Trip Threshold		Lower level, falling edge, 1% hysteresis	87	90	93	0/
(Referred to Nominal V <sub>OUT</sub> )		Upper level, rising edge, 1% hysteresis	107	110	113	%
POK2 Trip Threshold (Referred to Nominal Vytts		Lower level, falling edge, 1% hysteresis	87.5	90	92.5	%
and V <sub>VTTR</sub> )		Upper level, rising edge, 1% hysteresis	107.5	110	112.5	70
UVP Blanking Time		From rising edge of SHDNA	10	20	40	ms
OVP, UVP, POK_ Propagation Delay		OVP not applicable in MAX8551		10		μs
POK_ Output Low Voltage		I <sub>SINK</sub> = 4mA			0.3	V
POK_ Leakage Current		V <sub>POK</sub> = 5.5V, V <sub>FB</sub> = 0.8V, V <sub>VTTS</sub> = 1.3V			1	μA
ILIM Adjustment Range	VILIM		0.25		2.00	V
ILIM Input Leakage Current					0.1	μA
Current-Limit Threshold (Fixed) PGND1 to LX			45	50	55	mV
Current-Limit Threshold (Adjustable) PGND1 to LX		$V_{ILIM} = 2V$	170	200	235	mV
Current-Limit Threshold (Negative Direction) PGND1 to LX		$\overline{\text{SKIP}} = \text{AV}_{\text{DD}}$ (Note 4)	-75	-60	-45	mV
Current-Limit Threshold (Negative Direction) PGND1 to LX		$\overline{\text{SKIP}} = \text{AV}_{\text{DD}}, \text{V}_{\text{ILIM}} = 2\text{V} \text{ (Note 4)}$		-250		mV
Zero-Crossing Detection Threshold PGND1 to LX				3		mV
Thermal-Shutdown Threshold				+160		°C
Thermal-Shutdown Hysteresis				15		°C



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = +15V, V_{DD} = AV_{DD} = V_{\overline{SHDNA}} = V_{\overline{SHDNB}} = V_{BST} = V_{ILIM} = 5V, V_{OUT} = V_{REFIN} = V_{VTTI} = 2.5V, UVP/OVP = STBY = FB = \overline{SKIP} = GND, PGND1 = PGND2 = LX = GND, TON = OPEN, V_{VTTS} = V_{VTT}, T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at T\_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MOSFET DRIVERS			·			
DH Gate-Driver On-Resistance		$V_{BST} - V_{LX} = 5V$		1	4	Ω
DL Gate-Driver On-Resistance in High State				1	4	Ω
DL Gate-Driver On-Resistance in Low State				0.5	3	Ω
Dead Time (Additional to		DH falling to DL rising		30		
Adaptive Delay)		DL falling to DH rising		30		ns
INPUTS AND OUTPUTS						
Logic Input Threshold		Rising edge	1.20	1.7	2.20	V
(SHDN_, STBY, SKIP (Note 4))		Hysteresis		225		mV
Logic Input Current (SHDN_, STBY, SKIP (Note 4))			-1		+1	μA
Dual-Mode™ Input Logic		Low (2.5V output)			0.05	V
Levels (FB)		High (1.8V output)	2.1			V
Input Bias Current (FB)			-0.1		+0.1	μA
		High	AV <sub>DD</sub> - 0.4			
Four-Level Input Logic Levels (TON, OVP/UVP (Note 4))		Floating	3.15		3.85	V
		REF	1.65		2.35	
		Low			0.5	
Logic Input Current (TON, OVP/UVP (Note 4))			-3		+3	μA
		FB = GND	90	175	350	
OUT Input Resistance		$FB = AV_{DD}$	70	135	270	kΩ
		FB adjustable mode	400	800	1600	1
OUT Discharge-Mode On-Resistance		(Note 4)		10	25	Ω
DL Turn-On Level During Discharge Mode (Measured at OUT)		(Note 4)		0.3		V

Dual Mode is a trademark of Maxim Integrated Products, Inc.

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = +15V, V_{DD} = AV_{DD} = V_{SHDNA} = V_{SHDNB} = V_{BST} = V_{ILIM} = 5V, V_{OUT} = V_{REFIN} = V_{VTTI} = 2.5V, UVP/OVP = STBY = FB = \overline{SKIP} = GND, PGND1 = PGND2 = LX = GND, TON = OPEN, V_{VTTS} = V_{VTT}, T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS		
LINEAR REGULATORS (VTTR AND VTT)								
VTTI Input Voltage Range VVTTI			1		2.8	V		
VTTI Supply Current	Ivtti	$I_{VTT} = I_{VTTR} = 0$		<0.1	1	mA		
VTTI Shutdown Current		$\overline{\text{SHDNA}} = \overline{\text{SHDNB}} = \text{GND}$			10	μA		
REFIN Input Impedance		$V_{\text{REFIN}} = 2.5 V$	12	20	30	kΩ		
REFIN Range	VREFIN		1		2.8	V		
		V <sub>REFIN</sub> rising	0.7		0.9	V		
REFIN Lockout Threshold		Hysteresis		75		mV		
Soft-Start Charge Current	ISS	$V_{SS} = 0$		4		μA		
VTT Internal MOSFET High-Side On-Resistance					0.3	Ω		
VTT Internal MOSFET Low-Side On-Resistance		I <sub>VTT</sub> = 100mA, AV <sub>DD</sub> = 4.5V			0.3	Ω		
VTT Output Accuracy (Referred to V <sub>REFIN</sub> / 2)		$V_{\text{REFIN}} = 1.5V \text{ or } 2.5V, I_{\text{VTT}} = 1\text{mA}$	-1		+1	%		
		$V_{\text{REFIN}} = 2.5 \text{V}, \text{IVTT} = 0 \text{ to } \pm 1.5 \text{A}$		1		0/		
VTT Load Regulation		$V_{\text{REFIN}} = 1.5V$ , $I_{\text{VTT}} = 0$ to $\pm 1A$		1		%		
VTT Current Limit		VTT = 0 or VTTI	±3	±5	±6.5	А		
VTTS Input Current	IVTTS	V <sub>VTTS</sub> = 1.5V, VTT open		0.1	1	μA		
VTTR Output Error (Referred to V <sub>REFIN</sub> / 2)		$V_{\text{REFIN}} = 1.5V \text{ or } 2.5V, I_{\text{VTTR}} = 0$	-1		+1	%		
VTTR Current Limit		V <sub>VTTR</sub> = 0 or V <sub>VTTI</sub>	±23	±40	±60	mA		

Note 1: Specifications to -40°C are guaranteed by design, not production tested.

**Note 2:** When the inductor is in continuous conduction, the output voltage has a DC regulation level higher than the error-comparator threshold by 50% of the ripple. In discontinuous conduction, the output voltage has a DC regulation level higher than the trip level by approximately 1.5% due to slope compensation.

**Note 3:** On-time and off-time specifications are measured from 50% point to 50% point at the DH pin with LX = GND, V<sub>BST</sub> = 5V, and a 250pF capacitor connected from DH to LX. Actual in-circuit times may differ due to MOSFET switching speeds.


Note 4: Not applicable to the MAX8551.

5

MAX8550/MAX855

**EFFICIENCY vs. LOAD CURRENT EFFICIENCY vs. LOAD CURRENT** SWITCHING FREQUENCY vs. LOAD CURRENT (TON = GND)(TON = OPEN) (TON = GND)100 100 700  $f_{SW} = 600 \text{kHz}$ f<sub>SW</sub> = 300kHz 90 650 90 600 80 80  $V_{OUT} = 2.5V$ 550 70 70 V<sub>OUT</sub> = 2.5V 500 FREQUENCY (kHz) EFFICIENCY (%) EFFICIENCY (%) 450  $V_{OUT} = 1.8V$ 60  $V_{OUT} = 1.8V$ 60 400 50 50 350  $V_{OUT} = 1.5V$  $V_{OUT} = 1.5V$ 300 40 40 250 30 30 200 20 20 SKIP = GND 150 SKIP = GND  $\overline{SKIP} = GND$ 100 10 10  $\overline{SKIP} = AV_{DD}$  $\overline{\mathsf{SKIP}} = \mathsf{AV}_{\mathsf{DD}}$  $\overline{\text{SKIP}} = \text{AV}_{\text{DD}}$ 50 0 0 0 0.01 01 10 100 0.01 0.1 1 10 100 0 2 3 1 1 4 5 6 7 8 9 10 11 12  $I_{LOAD}$  (A)  $I_{LOAD}$  (A) I<sub>LOAD</sub> (A) **SWITCHING FREQUENCY vs. TEMPERATURE SWITCHING FREQUENCY vs. INPUT VOLTAGE OUTPUT VOLTAGE** vs. LOAD CURRENT (TON = GND)(TON = GND) 700 700 2.540 680  $\dot{V}_{IN} = 15\dot{V}.$ 690 2.535 660 TON = GND  $I_{LOAD} = 12A$ 680 2.530 640 620 670 2.525 FREQUENCY (kHz) FREQUENCY (kHz) 600  $I_{LOAD} = 12A$ € 2.520 660 580 560 650 2.515 540 640 520 500 2.510 SKIP = GND 630 2.505  $I_{LOAD} = 0A$ 480  $\overline{\text{SKIP}} = \text{AV}_{\text{DD}}$ 460 620 2.500 440 610 2.495 420 600 2.490 400 -40 -25 -10 5 20 35 50 4 6 8 10 12 14 16 18 20 22 24 26 28 65 80 0 2 4 6 8 10 12 14 TEMPERATURE (°C) V<sub>IN</sub> (V) I<sub>LOAD</sub> (A) **VTTR VOLTAGE VTT VOLTAGE** LINE REGULATION vs. VTT CURRENT vs. VTTR CURRENT (VOUT VS. VIN) 1.28 1.28 2 55 2.54 1.27 1.27 2.53 1.26 1.26 2.52  $I_{LOAD} = 0A$ 1.25 1.25 () ELIA 1.25 2.51 Vvtt (V) S ) 10 2.50 1.24  $I_{I OAD} = 12A$ 2.49 1.23 1.23 2.48 1.22 1.22 2 47 1.21 1.21 2.46 120 1.20 2.45 -10 -5 0 10 15 -3 -2 -1 0 1 2 3 -15 5 4 6 8 10 12 14 16 18 20 22 24 26 28 IVTTR (mA) IVIT (A) V<sub>IN</sub> (V)

MAX8550/MAX8551











 $(V_{VIN} = 12V, V_{OUT} = 2.5V, TON = GND, \overline{SKIP} = AV_{DD}$ , circuit of Figure 8, T<sub>A</sub> = +25°C, unless otherwise noted.)



### **Typical Operating Characteristics (continued)**

 $(V_{VIN} = 12V, V_{OUT} = 2.5V, TON = GND, \overline{SKIP} = AV_{DD}$ , circuit of Figure 8,  $T_A = +25^{\circ}C$ , unless otherwise noted.)




MAX8550/MAX855


7


MIXIM


### **Typical Operating Characteristics (continued)**

 $(V_{VIN} = 12V, V_{OUT} = 2.5V, TON = GND, \overline{SKIP} = AV_{DD}$ , circuit of Figure 8,  $T_A = +25^{\circ}C$ , unless otherwise noted.)









Pin Description


PIN	NAME	FUNCTION
1	TON	On-Time Selection-Control Input. This four-level logic input sets the nominal DH on-time. Connect to GND, REF, AV <sub>DD</sub> , or leave TON unconnected to select the following nominal switching frequencies: TON = AV <sub>DD</sub> (200kHz) TON = OPEN (300kHz) TON = REF (450kHz) TON = GND (600kHz)
2	OVP/ UVP (MAX8550)	Overvoltage/Undervoltage-Protection Control Input. This four-level logic input enables or disables the overvoltage and/or undervoltage protection. The overvoltage limit is 116% of the nominal output voltage. The undervoltage limit is 70% of the nominal output voltage. Discharge mode is enabled when OVP is also enabled. Connect the OVP/UVP pin to the following pins for the desired function: OVP/UVP = AV <sub>DD</sub> (Enable OVP and discharge mode, enable UVP.) OVP/UVP = OPEN (Enable OVP and discharge mode, disable UVP.) OVP/UVP = REF (Disable OVP and discharge mode, enable UVP.) OVP/UVP = GND (Disable OVP and discharge mode, disable UVP.)
	N.C. (MAX8551)	Do not connect; leave open.*
3	REF	+2.0V Reference Voltage Output. Bypass to GND with a $0.1\mu$ F (min) capacitor. REF can supply 50 $\mu$ A for external loads. Can be used for setting voltage for ILIM. REF turns off when SHDNA, SHDNB, and STBY are low.
4	ILIM	Valley Current-Limit Threshold Adjustment for Buck Regulator. The current-limit threshold across PGND and LX is 0.1 times the voltage at ILIM. Connect ILIM to a resistive divider, typically from REF to GND, to set the current-limit threshold between 25mV and 200mV. This corresponds to a 0.25V to 2V range at ILIM. Connect ILIM to AV <sub>DD</sub> to select the 50mV default current-limit threshold. See the <i>Setting the Current Limit</i> section.
5	POK1	Buck Power-Good Open-Drain Output. POK1 is low when the buck output voltage is more than 10% above or below the normal regulation point or during soft-start. POK1 is high impedance when the output is in regulation and the soft-start circuit has terminated. POK1 is low in shutdown.
6	POK2	LDO Power-Good Open-Drain Output. In normal mode, POK2 is low when either VTTR or VTTS is more than 10% above or below the normal regulation point, which is typically REFIN / 2. In standby mode, POK2 responds only to the VTTR input. POK2 is low in shutdown, and when V <sub>REFIN</sub> is less than 0.8V.
7	STBY	Standby. Connect to high for low-quiescent mode where the VTT output is disabled, but the VTTR buffer is kept alive if SHDNB is high. POK2 takes input from only VTTR in this mode. PWM output can be on or off, depending on the state of SHDNA.
8	SS	Soft-Start Control for VTT and VTTR. Connect a capacitor (C9 in the <i>Typical Applications Circuit</i> ) from SS to ground (see the <i>Soft-Start Capacitor Selection</i> section). Leave SS open to disable soft-start. SS discharges to ground when SHDNB is low. See the <i>POR, UVLO, and Soft-Start</i> section.
9	VTTS	Sensing Pin for Termination Supply Output. Normally connected to VTT pin to allow accurate regulation to half the REFIN voltage. Connected to a resistive divider from VTT to GND to regulate VTT to higher than half the REFIN voltage.
10	VTTR	Termination Reference Voltage. VTTR tracks VREFIN / 2.

\*The MAX8551 has no OVP or discharge-mode feature. Only UVP is available.



### **Pin Description (continued)**

PIN	NAME	FUNCTION
11	PGND2	Power Ground for VTT and VTTR. Connect PGND2 externally to the underside of the exposed pad.
12	VTT	Termination Power-Supply Output. Connect VTT to VTTS to regulate to V <sub>REFIN</sub> / 2.
13	VTTI	Power-Supply Input Voltage for VTT and VTTR. Normally connected to the output of the buck regulator for DDR application.
14	REFIN	External Reference Input. This is used to regulate the VTT and VTTR outputs to $V_{REFIN}$ / 2.
15	FB	Feedback Input for Buck Output. Connect to $AV_{DD}$ for a +1.8V fixed output or to GND for a +2.5V fixed output. For an adjustable output (0.7V to 5.5V), connect FB to a resistive divider from the output voltage. FB regulates to +0.7V.
16	OUT	Output-Voltage Sense Connection. Connect to the positive terminal of the buck output filter capacitor. OUT senses the output voltage to determine the on-time for the high-side switching MOSFET (Q1 in the <i>Typical Applications Circuit</i> ). OUT also serves as the buck output's feedback input in fixed-output modes. When discharge mode is enabled by OVP/UVP, the output capacitor is discharged through an internal $10\Omega$ resistor connected between OUT and GND.
17	VIN	Input-Voltage Sense Connection. Connect to input power source. $V_{\rm IN}$ is used only to set the PWM's ontime one-shot timer. IN voltage range is from 2V to 28V.
18	DH	High-Side Gate-Driver Output. Swings from LX to BST. DH is low when in shutdown or UVLO.
19	LX	External Inductor Connection. Connect LX to the input side of the inductor. LX is used for both current limit and the return supply of the DH driver.
20	BST	Boost Flying-Capacitor Connection. Connect to an external capacitor and diode according to the <i>Typical Applications Circuit</i> (Figure 8). See the <i>Boost-Supply Diode and Capacitor Selection</i> section.
21	DL	Synchronous-Rectifier Gate-Driver Output. Swings from PGND to V <sub>DD</sub> .
22	V <sub>DD</sub>	Supply Input for the DL Gate Drive. Connect to the +4.5V to +5.5V system supply voltage. Bypass to PGND1 with a $1\mu$ F (min) ceramic capacitor.
23	PGND1	Power Ground for Buck Controller. Connect PGND1 externally to the underside of the exposed pad.
24	GND	Analog Ground for Both Buck and LDO. Connect GND externally to the underside of the exposed pad.
25	SKIP (MAX8550)	Pulse-Skipping Control Input. Connect to $AV_{DD}$ for low-noise, forced-PWM mode. Connect to GND to enable pulse-skipping operation.
25	TP1 (MAX8551)	In the MAX8551, this pin is a test pin and must be connected to GND (pin 24).
26	AV <sub>DD</sub>	Analog Supply Input for Both Buck and LDO. Connect to the +4.5V to +5.5V system supply voltage with a series $10\Omega$ resistor. Bypass to GND with a 1µF or greater ceramic capacitor.
27	SHDNA	Shutdown Control Input A. Use to control buck output. A rising edge on SHDNA clears the overvoltage and undervoltage-protection fault latches (see Tables 2 and 3). Connect to AV <sub>DD</sub> for normal operation.
28	SHDNB	Shutdown Control Input B. Use to control VTT and VTTR outputs. Both VTTR and VTT are high impedence in shutdown (see Table 2).



11

MAX8550/MAX8551

# MAX8550/MAX8551

# **Detailed Description**

Integrated DDR Power-Supply Solutions for

**Desktops, Notebooks, and Graphic Cards** 

The MAX8550/MAX8551 combine a synchronous-buck PWM controller, an LDO linear regulator, and a 10mA reference output buffer. The buck controller drives two external N-channel MOSFETs to deliver load currents up to 12A and generate voltages down to 0.7V from a +2V to +28V input. The LDO linear regulator can sink and source up to 1.5A continuous and 3A peak current with relatively fast response. These features make the MAX8550/MAX8551 ideally suited for DDR memory applications.

The MAX8550/MAX8551 buck regulator is equipped with a fixed switching frequency of up to 600kHz using Maxim's proprietary constant on-time Quick-PWM architecture. This control scheme handles wide input/output voltage ratios with ease, and provides 100ns "instant-on" response to load transients, while maintaining high efficiency with relatively constant switching frequency.

The buck controller, LDO, and a reference output buffer are provided with independent current limits. Lossless foldback current limit in the buck regulator is achieved by monitoring the drain-to-source voltage drop of the low-side FET. The ILIM input is used to adjust this current limit. Overvoltage protection, if selected, is achieved by latching the low-side synchronous FET on and the high-side FET off when the output voltage is over 116% of its set output. It also features an optional undervoltage protection by latching the MOSFET drivers to the OFF state during an overcurrent condition, when the output voltage is lower than 70% of the regulated output. This helps minimize power dissipation during a short-circuit condition.

The current limit in the LDO and buffered reference output buffer is  $\pm 5A$  and  $\pm 40mA$ , respectively, and neither have the over- or undervoltage protection. When the current limit in either output is reached, the output no longer regulates the voltage, but regulates the current to the value of the current limit.

### +5V Bias Supply (V<sub>DD</sub> and AV<sub>DD</sub>)

The MAX8550/MAX8551 require an external +5V bias supply in addition to the input voltage (V<sub>IN</sub>). Keeping the bias supply external to the IC improves the efficiency and eliminates the cost associated with the +5V linear regulator that would otherwise be needed to supply the PWM circuit and the gate drivers. If stand-alone capability is needed, then the +5V supply can be generated with an external linear regulator such as the MAX1615. VDD, AVDD, and IN can be connected together if the input source is a fixed +4.5V to +5.5V supply.

 $V_{DD}$  is the supply input for the buck regulator's MOSFET drivers, and AV<sub>DD</sub> supplies the power for the rest of the IC. The current from the AV<sub>DD</sub> and V<sub>DD</sub> power supply must supply the current for the IC and the gate drive for the MOSFETs. This maximum current can be estimated as:

$$I_{BIAS} = I_{VDD} + I_{AVDD} + f_{SW} \times (Q_{G1} + Q_{G2})$$

where  $I_{VDD} + I_{AVDD}$  are the quiescent supply currents into  $V_{DD}$  and  $AV_{DD}$ ,  $Q_{G1}$  and  $Q_{G2}$  are the total gate charges of MOSFETs Q1 and Q2 (at  $V_{GS} = 5V$ ) in the *Typical Applications Circuit*, and f<sub>SW</sub> is the switching frequency.

### Free-Running Constant-On-Time PWM

The Quick-PWM control architecture is a pseudo-fixedfrequency, constant on-time, current-mode regulator with voltage feed-forward (Figure 1). This architecture relies on the output filter capacitor's ESR to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose pulse width is inversely proportional to input voltage and directly proportional to the output voltage. Another one-shot sets a minimum off-time of 300ns (typ). The on-time one-shot is triggered if the error comparator is low, the low-side switch current is below the valley current-limit threshold, and the minimum off-time one-shot has timed out.

### **On-Time One-Shot (TON)**

/N/IXI/N

The heart of the PWM core is the one-shot that sets the high-side switch on-time. This fast, low-jitter, adjustable one-shot includes circuitry that varies the on-time in response to input and output voltages. The high-side switch on-time is inversely proportional to the input voltage  $(V_{IN})$  and is proportional to the output voltage:

$$t_{ON} = K \times \frac{\left(V_{OUT} + I_{LOAD} \times R_{DS(ON)Q2}\right)}{V_{IN}}$$

where K (the switching period) is set by the TON input connection (Table 1) and RDS(ON)Q2 is the on-resistance of the synchronous rectifier (Q2) in the *Typical Applications Circuit* (Figure 8). This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The benefits of a constant switching frequency are twofold:

1) The frequency can be selected to avoid noise-sensitive regions such as the 455kHz IF band.

2) The inductor ripple-current operating point remains relatively constant, resulting in an easy design methodology and predictable output voltage ripple.

The on-time one-shot has good accuracy at the operating points specified in the *Electrical Characteristics* table (approximately  $\pm 12.5\%$  at 600kHz and 450kHz, and  $\pm 10\%$  at 200kHz and 300kHz). On-times at operating points far removed from the conditions specified in the *Electrical Characteristics* table can vary over a wider range. For example, the 600kHz setting typically runs approximately 10% slower with inputs much greater than 5V due to the very short on-times required.

The constant on-time translates only roughly to a constant switching frequency. The on-times guaranteed in the *Electrical Characteristics* table are influenced by resistive losses and by switching delays in the highside MOSFET. Resistive losses, which include the inductor, both MOSFETs, the output capacitor's ESR, and any PC board copper losses in the output and ground, tend to raise the switching frequency as the load increases. The dead-time effect increases the effective on-time, reducing the switching frequency as one or both dead times are added to the effective ontime. The dead time occurs only in PWM mode (SKIP = V<sub>DD</sub>) and during dynamic output-voltage transitions when the inductor current reverses at light or negative load currents. With reversed inductor current, the inductor's EMF causes LX to go high earlier than normal, extending the on-time by a period equal to the DH-rising dead time. For loads above the critical conduction point, where the dead-time effect is no longer a factor, the actual switching frequency is:

$$f_{SW} = \frac{V_{OUT} + V_{DROP1}}{t_{ON}(V_{IN} + V_{DROP2})}$$

where V<sub>DROP1</sub> is the sum of the parasitic voltage drops in the inductor discharge path, including the synchronous rectifier, the inductor, and any PC board resistances; V<sub>DROP2</sub> is the sum of the resistances in the charging path, including the high-side switch (Q1 in the *Typical Applications Circuit*), the inductor, and any PC board resistances, and t<sub>ON</sub> is the one-shot on-time (see the *On-Time One-Shot (TON)* section.

### Automatic Pulse-Skipping Mode (SKIP = GND)

In skip mode ( $\overline{SKIP} = GND$ ), an inherent automatic switchover to PFM takes place at light loads (Figure 2). This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. The zero-crossing comparator

M \X \M

differentially senses the inductor current across the synchronous-rectifier MOSFET (Q2 in the Typical Applications Circuit, Figure 8). Once VPGND - VLX drops below 5% of the current-limit threshold (2.5mV for the default 50mV current-limit threshold), the comparator forces DL low (Figure 1). This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point). The load-current level at which PFM/PWM crossover occurs, ILOAD(SKIP), is equal to half the peak-to-peak ripple current, which is a function of the inductor value (Figure 2). This threshold is relatively constant, with only a minor dependence on the input voltage (VIN):

$$I_{LOAD(SKIP)} = \left(\frac{V_{OUT} \times K}{2L}\right) \left(\frac{V_{IN} - V_{OUT}}{V_{IN}}\right)$$

where K is the on-time scale factor (see Table 1). For example, in the *Typical Applications Circuit* of Figure 8 (K =  $1.7\mu$ s, V<sub>OUT</sub> = 2.5V, V<sub>IN</sub> = 12V, and L =  $1\mu$ H), the pulse-skipping switchover occurs at:

$$\left(\frac{2.5V \times 1.7\mu s}{2 \times 1\mu H}\right) \left(\frac{12V - 2.5V}{12V}\right) = 1.68A$$

The crossover point occurs at an even lower value if a swinging (soft-saturation) inductor is used. The switching waveforms can appear noisy and asynchronous when light loading causes pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs.

**Table 1. Approximate K-Factor Errors** 

TON SETTING	TYPICAL K- FACTOR (µs)	K-FACTOR ERROR (%)	MINIMUM V <sub>IN</sub> AT V <sub>OUT</sub> = 2.5V (h = 1.5, SEE THE DROPOUT PERFORMANCE SECTION)
200 (TON = AV <sub>DD</sub> )	5.0	±10	3.15
300 (TON = OPEN)	3.3	±10	3.47
450 (TON = REF)	2.2	±12.5	4.13
600 (TON = GND)	1.7	±12.5	5.61

light-load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load-transient response, especially at low input-voltage levels.

DC output accuracy specifications refer to the threshold of the error comparator. When the inductor is in continuous conduction, the MAX8550/MAX8551 regulate the valley of the output ripple, so the actual DC output voltage is higher than the trip level by 50% of the output ripple voltage. In discontinuous conduction  $(\overline{SKIP} = GND \text{ and } I_{LOAD} < I_{LOAD}(\overline{SKIP}))$ , the output voltage has a DC regulation level higher than the error-comparator threshold by approximately 1.5% due to slope compensation.

### Forced-PWM Mode (SKIP = AV<sub>DD</sub> in MAX8550 Only)

The low-noise forced-PWM mode ( $\overline{SKIP} = AV_{DD}$ ) disables the zero-crossing comparator, which controls the low-side switch on-time. This forces the low-side gate-drive waveform to constantly be the complement of the high-side gate-drive waveform, so the inductor current reverses at light loads while DH maintains a duty factor of V<sub>OUT</sub> / V<sub>IN</sub>. Forced-PWM mode keeps the switching frequency fairly constant. However, forced-PWM operation comes at a cost where the no-load V<sub>DD</sub> bias current remains between 2mA and 20mA due to the external MOSFET's gate charge and switching frequency. Forced-PWM mode is most useful for reducing audio frequency noise, improving load-transient response, and providing sink-current capability for dynamic output-voltage adjustment.

### **Current-Limit Buck Regulator (ILIM)**

### Valley Current Limit

The current-limit circuit for the buck regulator portion of the MAX8550/MAX8551 employs a unique "valley" current-sensing algorithm that senses the voltage drop across LX and PGND1 and uses the on-resistance of the rectifying MOSFET (Q2 in the *Typical Applications Circuit*, Figure 8) as the current-sensing element. If the magnitude of the current-sense signal is above the valley current-limit threshold, the PWM controller is not allowed to initiate a new cycle (Figure 4). With valley current-limit sensing, the actual peak current is greater than the valley current-limit threshold by an amount equal to the inductor current ripple. Therefore, the exact current-limit characteristic and maximum load capability are a function of the current-sense resistance, inductor value, and input voltage. When combined with the undervoltage-protection circuit, this current-limit method is effective in almost every circumstance.

In forced-PWM mode, the MAX8550/MAX8551 also implement a negative current limit to prevent excessive reverse inductor currents when the buck regulator output is sinking current. The negative current-limit threshold is set to approximately 120% of the positive current limit and tracks the positive current limit when V<sub>ILIM</sub> is adjusted. The current-limit threshold is adjusted with an external resistor-divider at ILIM. A 2 $\mu$ A to 20 $\mu$ A divider current is recommended for accuracy and noise immunity.

The current-limit threshold adjustment range is from 25mV to 200mV. In the adjustable mode, the current-limit threshold voltage (from PGND1 to LX) is precisely 1/10th the voltage seen at ILIM. The threshold defaults to 50mV when ILIM is connected to AV<sub>DD</sub>. The logic threshold for switchover to the 50mV default value is approximately  $AV_{DD}$  - 1V.

Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the differential current-sense signals seen between LX and GND.




Figure 2. Pulse-Skipping/Discontinuous Crossover Point






Figure 3. Adjustable Current-Limit Threshold




Figure 4. Valley Current-Limit Threshold

### POR, UVLO, and Soft-Start

Internal power-on reset (POR) occurs when AV<sub>DD</sub> rises above approximately 2V, resetting the fault latch and the soft-start counter, powering up the reference, and preparing the buck regulator for operation. Until AV<sub>DD</sub> reaches 4.25V (typ), AV<sub>DD</sub> undervoltage-lockout (UVLO) circuitry inhibits switching. The controller inhibits switching by pulling DH low and holding DL low when OVP and shutdown discharge are disabled

(OVP/UVP = REF or GND) or forcing DL high when OVP and shutdown discharge are enabled (OVP/UVP = $AV_{DD}$  or OPEN). See Table 3 for a detailed truth table for OVP/UVP and shutdown settings. When  $AV_{DD}$  rises above 4.25V, the controller activates the buck regulator and initializes the internal soft-start.

The buck regulator's internal soft-start allows a gradual increase of the current-limit level during startup to reduce the input surge currents. The MAX8550/MAX8551 divide the soft-start period into five phases. During the first phase, the controller limits the current limit to only 20% of the full current limit. If the output does not reach regulation within 425µs, soft-start enters the second phase, and the current limit is increased by another 20%. This process repeats until the maximum current limit is reached, after 1.7ms, or when the output reaches the nominal regulation voltage, whichever occurs first. Adding a capacitor in parallel with the external ILIM resistors creates a continuously adjustable analog soft-start function for the buck regulator's output.

Soft-start in the LDO section can be realized by connecting a capacitor between the SS pin and ground. When SHDNB is driven low, or during thermal shutdown of the LDOs, the SS capacitor is discharged. When SHDNB is driven high or when the thermal limit is removed, an internal  $4\mu A$  (typ) current charges the SS capacitor. The resulting ramp voltage on SS linearly increases the current-limit comparator thresholds to both the VTT and VTTR outputs, until full current limit is

attained when SS reaches approximately 1.6V. This lowering of the current limit during startup limits the initial inrush current peaks, particularly when driving capacitors. Choose the value of the SS cap appropriately to set the soft-start time window. Leave SS floating to disable the soft-start feature.

### Power-OK (POK1)

POK1 is an open-drain output for a window comparator that continuously monitors VOUT. POK1 is actively held low when SHDNA is low and during the buck regulator output's soft-start. After the digital soft-start terminates, POK1 becomes high impedance as long as the output voltage is within ±10% of the nominal regulation voltage set by FB. When VOUT drops 10% below or rises 10% above the nominal regulation voltage, the MAX8550/ MAX8551 pull POK1 low. Any fault condition forces POK1 low until the fault latch is cleared by toggling SHDNA or cycling AVDD power below 1V. For logic-level output voltages, connect an external pullup resistor between POK1 and AV<sub>D</sub>. A 100k $\Omega$  resistor works well in most applications. Note that the POK1 window detector is completely independent of the overvoltage and undervoltage-protection fault detectors and the state of VTTS and VTTR.

### **SHDNA** and Output Discharge

The SHDNA input corresponds to the buck regulator and places the buck regulator's portion of the IC in a low-power mode (see the *Electrical Characteristics* table). SHDNA is also used to reset a fault signal such as an overvoltage or undervoltage fault.

When output discharge is enabled, (OVP/UVP = AVDD or open) and SHDNA and SHDNB are pulled low, or if UVP is enabled (OVP/UVP = AVDD) and VOUT falls to 70% of its regulation set point, the MAX8550 discharges the buck regulator output (through the OUT input) through an internal  $10\Omega$  switch to ground. While the output is discharging, DL is forced low and the PWM controller is disabled but the reference remains

active to provide an accurate threshold. Once the output voltage drops below 0.3V, the MAX8550 shuts down the reference and pulls DL high, effectively clamping the buck output and LX to ground.

When output discharge is disabled (OVP/UVP = REF or GND), the controller does not actively discharge the buck output and the DL driver remains low. Under these conditions, the buck output discharge rate is determined by the load current and its output capacitance. The buck regulator detects and latches the discharge-mode state set by the OVP/UVP setting on startup.

For the MAX8551, the OVP/UVP is internally connected to REF, which permanently enables the output discharge feature (see Table 1).

### **SHDNB** and **STBY**

The SHDNB input corresponds to the VTT and VTTR outputs, and when driven low, places the linear-regulator portion of the IC in a low-power mode (see the *Electrical Characteristics* table). When SHDNB is pulled low, VTT and VTTR are high impedance.

The STBY input is an active-high input that is used to shut down only the VTT output. When STBY is high, VTT is high impedance. The STBY input overrides the SHDNB input, so even with SHDNB high, if STBY is high, then the VTT output is inactive.

### Power-OK (POK2)

POK2 is the open-drain output for a window comparator that continuously monitors the VTTS input and VTTR output. POK2 is pulled low when REFIN is less than 0.8V, or when SHDNB is pulled low. POK2 is high impedance as long as the output voltage is within  $\pm 10\%$  of the nominal regulation voltage as set by REFIN. When V<sub>VTTS</sub> or V<sub>VTTR</sub> rises 10% above or 10% below its nominal regulation voltage, the MAX8550/MAX8551 pull POK2 low. For logic-level output voltages, connect an external pullup resistor between POK2 and AV<sub>DD</sub>. A 100k $\Omega$  resistor works well in most applications.

STBY	SHDNA	SHDNB	BUCK OUTPUT	VTT	VTTR
GND	AV <sub>DD</sub>	AV <sub>DD</sub>	ON	ON	ON
GND	AV <sub>DD</sub>	GND	ON	OFF	OFF
AV <sub>DD</sub>	AV <sub>DD</sub>	AV <sub>DD</sub>	ON	OFF	ON
GND	GND	AV <sub>DD</sub>	OFF	ON	ON
GND	GND	GND	OFF	OFF	OFF

### Table 2. Shutdown and Standby Control Logic

# MAX8550/MAX8551

# Integrated DDR Power-Supply Solutions for Desktops, Notebooks, and Graphic Cards

### Current Limit (LDO for VTT and VTTR Buffer)

The VTT output is a linear regulator that regulates the input (VTTI) to half the V<sub>REFIN</sub> voltage. The feedback point for VTT is at the VTTS input (Figure 1). VTT is capable of sinking and sourcing at least 1.5A of continuous current and 3A peak current. The current limit for VTT and VTTR is typically  $\pm$ 5A and  $\pm$ 40mA, respectively. When the current limit for either output is reached, the outputs regulate the current, not the voltage.

### **Fault Protection**

The MAX8550/MAX8551 provide overvoltage/undervoltage fault protection in the buck controller. Select OVP/UVP to enable and disable fault protection as shown in Table 3. Once activated, the controller continuously monitors the output for undervoltage and overvoltage fault conditions.

### **Overvoltage Protection (OVP)**

When the output voltage rises above 116% of the nominal regulation voltage (MAX8550 only) and OVP is enabled (OVP/UVP = AV<sub>DD</sub> or open), the OVP circuit sets the fault latch, shuts down the PWM controller, and immediately pulls DH low and forces DL high. This turns on the synchronous-rectifier MOSFET (Q2 in the *Typical Applications Circuit* of Figure 8) with a 100% duty cycle, rapidly discharging the output capacitor and clamping the output to ground. Note that immediately latching DL high can cause the output voltage to go slightly negative due to energy stored in the output LC circuit at the instant the OVP occurs. If the load cannot tolerate a negative voltage, place a power Schottky diode across the output to act as a reverse-polarity clamp. Toggle SHDNA or cycle AV<sub>DD</sub> below 1V to clear

the fault latch and restart the controller. OVP is disabled when OVP/UVP is connected to REF or GND (see Table 3). OVP only applies to the buck output. The VTT and VTTR outputs do not have overvoltage protection.

### Undervoltage Protection (UVP)

When the output voltage drops below 70% of its regulation voltage while UVP is enabled, the controller sets the fault latch and begins the discharge mode (see the *Shutdown and Output Discharge* section). When the output voltage drops to 0.3V, the synchronous rectifier (Q2 in the *Typical Applications Circuit*) turns on and clamps the buck output to GND. UVP is ignored for at least 10ms (min) after startup or after a rising edge on SHDNA. Toggle SHDNA or cycle AV<sub>DD</sub> power below 1V to clear the fault latch and restart the controller. UVP is disabled when OVP/UVP is left open or connected to GND (see Table 3). UVP only applies to the buck output. The VTT and VTTR outputs do not have undervoltage protection.

### **Thermal Fault Protection**

The MAX8550/MAX8551 feature two thermal-fault-protection circuits. One monitors the buck-regulator portion of the IC and the other monitors the linear regulator (VTT) and the reference buffer output (VTTR). When the junction temperature of the buck-regulator portion of the MAX8550/MAX8551 rises above +160°C, a thermal sensor activates the fault latch, pulls POK1 low, and shuts down the buck-controller output using discharge mode regardless of the OVP/UVP setting. Toggle SHDNA or cycle AV<sub>DD</sub> below 1V to reactivate the controller after the junction temperature cools by 15°C. If the VTT and VTTR regulator portion of the IC has its die temperature rise above +160°C, then VTT and VTTR

OVP/UVP	DISCHARGE	UVP PROTECTION	OVP PROTECTION
AV <sub>DD</sub>	Yes. DL forced high when SHDNA and SHDNB are low.	Enabled. Discharge sequence activated. DL forced high when shut down.	Enabled. DH pulled low and DL forced high.
OPEN	Yes. DL forced high when SHDNA and SHDNB are low.	Disabled.	Enabled. DH pulled low and DL forced high.
REF	No. DL forced low when SHDNA is low.	Enabled. Discharge sequence activated. DL forced high when shut down.	Disabled.
GND	No. DL forced low when SHDNA is low.	Disabled.	Disabled.



shut off, go high impedance, and restart after the die portion of the IC cools by 15°C. Both thermal faults are independent. For example, if the VTT output is overloaded to the point that it triggers its thermal fault, the buck regulator continues to function.

### Design Procedure

Firmly establish the input voltage range (V<sub>IN</sub>) and maximum load current (I<sub>LOAD</sub>) in the buck regulator before choosing a switching frequency and inductor operating point (ripple current ratio or LIR). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- Input Voltage Range. The maximum value (VIN(MAX)) must accommodate the worst-case voltage. The minimum value (VIN(MIN)) must account for the lowest voltage after drops due to connectors and fuses. If there is a choice, lower input voltages result in better efficiency.
- Maximum Load Current. There are two values to consider. The peak load current (IPEAK) determines the instantaneous component stresses and filtering requirements and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (ILOAD) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components.
- Switching Frequency. This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses proportional to frequency and V<sub>IN</sub><sup>2</sup>. The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- Inductor Operating Point. This choice provides tradeoffs: size vs. efficiency and transient response vs. output ripple. Low inductor values provide better transient response and smaller physical size but also result in lower efficiency and higher output ripple due to increased ripple currents. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between 20% and 50% ripple current. When pulse skipping (SKIP = low at light loads), the inductor value also determines the load-current value at which PFM/PWM switchover occurs.

### Setting the Output Voltage (Buck)

### Preset Output Voltages

The MAX8550/MAX8551s' Dual-Mode operation allows the selection of common voltages without requiring external components (Figure 5). Connect FB to GND for a fixed 2.5V output, to AV<sub>DD</sub> for a fixed 1.8V output, or connect FB directly to OUT for a fixed 0.7V output.

### Setting the Buck Regulator Output (VOUT) with a Resistive Voltage-Divider at FB

The buck-regulator output voltage can be adjusted from 0.7V to 5.5V using a resistive voltage-divider (Figure 6). The MAX8550/MAX8551 regulate FB to a fixed reference voltage (0.7V). The adjusted output voltage is:

$$V_{OUT} = V_{FB} \left(1 + \frac{R_C}{R_D}\right) + \frac{V_{RIPPLE}}{2}$$

where  $V_{FB}$  is 0.7V,  $R_C$  and  $R_D$  are shown in Figure 6, and  $V_{RIPPLE}$  is:

$$V_{\text{RIPPLE}} = \text{LIR} \times I_{\text{LOAD(MAX)}} \times R_{\text{ESR}}$$

### Setting the VTT and VTTR Voltages (LDO)

The termination power-supply output (VTT) can be set by two different methods. First, the VTT output can be connected directly to the VTTS input to force VTT to regulate to V<sub>REFIN</sub> / 2. Secondly, VTT can be forced to regulate higher than V<sub>REFIN</sub> / 2 by connecting a resistive




Figure 5. Dual-Mode Feedback Decoder






Figure 6. Setting VOUT with a Resistive Voltage-Divider

divider from VTT to VTTS. The maximum value for VTT is VVTTI - VDROPOUT where VDROPOUT = IVTT  $\times$  0.3 $\Omega$  (max) at T\_A = +85°C.

The termination reference voltage (VTTR) tracks 1/2  $\ensuremath{\mathsf{VREFIN}}$ 

### Inductor Selection (Buck)

The switching frequency and inductor operating point determine the inductor value as follows:

$$L = \frac{V_{OUT} (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times I_{LOAD(MAX)} \times LIR}$$

For example:  $I_{LOAD(MAX)} = 12A$ ,  $V_{IN} = 12V$ ,  $V_{OUT} = 2.5V$ ,  $f_{SW} = 600$ kHz, 30% ripple current or LIR = 0.3:

$$L = \frac{2.5V (12V - 2.5V)}{12V \times 600 \text{kHz} \times 12A \times 0.3} \approx 1 \mu \text{H}$$

Find a low-loss inductor with the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at frequencies up to 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$I_{\text{PEAK}} = I_{\text{LOAD}(\text{MAX})} \left(1 + \frac{\text{LIR}}{2}\right)$$

Most inductor manufacturers provide inductors in standard values, such as 1.0 $\mu$ H, 1.5 $\mu$ H, 2.2 $\mu$ H, 3.3 $\mu$ H, etc.

M/X/M

Also look for nonstandard values, which can provide a better compromise in LIR across the input voltage range. If using a swinging inductor (where the no-load inductance decreases linearly with increasing current), evaluate the LIR with properly scaled inductance values.

### **Input Capacitor Selection (Buck)**

The input capacitor must meet the ripple current requirement (I<sub>RMS</sub>) imposed by the switching currents:

$$I_{\rm RMS} = I_{\rm LOAD} \frac{\sqrt{V_{\rm OUT}(V_{\rm IN} - V_{\rm OUT})}}{V_{\rm IN}}$$

IRMS has a maximum value of I<sub>LOAD</sub> / 2 when V<sub>IN</sub> = 2 × V<sub>OUT</sub>. For most applications, nontantalum capacitors (ceramic, aluminum, POS, or OSCON) are preferred due to their resistance to power-up surge currents typical of systems with a mechanical switch or connector in series with the input. If the MAX8550/MAX8551 are operated as the second stage of a two-stage power conversion system, tantalum input capacitors are acceptable. In either configuration, choose a capacitor that has less than 10°C temperature rise at the RMS input current for optimal reliability and lifetime.

### **Output Capacitor Selection (Buck)**

The output filter capacitor must have low enough equivalent series resistance (R<sub>ESR</sub>) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements.

For processor core voltage converters and other applications in which the output is subject to violent load transients, the output capacitor's size depends on how much R<sub>ESR</sub> is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$R_{ESR} \leq \frac{V_{STEP}}{\Delta I_{LOAD(MAX)}}$$

In applications without large and fast load transients, the output capacitor's size often depends on how much RESR is needed to maintain an acceptable level of output voltage ripple. The output ripple voltage of a stepdown controller is approximately equal to the total inductor ripple current multiplied by the output capacitor's RESR. Therefore, the maximum RESR required to meet ripple specifications is:

$$R_{ESR} \leq \frac{V_{RIPPLE}}{I_{LOAD(MAX)} \times LIR}$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value (this is true of tantalums, OSCONs, polymers, and other electrolytics).

When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent V<sub>SAG</sub> and V<sub>SOAR</sub> from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the V<sub>SAG</sub> and V<sub>SOAR</sub> equations in the *Transient Response* section). However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability (see the *Stability Requirements* section).

### Stability Requirements

For Quick-PWM controllers, stability is determined by the value of the ESR zero relative to the switching frequency. The boundary of instability is given by the following equation:

where:

$$f_{\text{ESR}} = \frac{1}{2\pi \times R_{\text{ESR}} \times C_{\text{OUT}}}$$

 $f_{ESR} \leq \frac{f_{SW}}{2}$ 

If  $C_{OUT}$  consists of multiple same-value capacitors, as in the *Typical Applications Circuit* of Figure 8, the fESR remains the same as that of a single capacitor.

For a typical 600kHz application, the ESR zero frequency must be well below 190kHz, preferably below 100kHz. Two 150 $\mu$ F/4V Sanyo POS capacitors are used to provide 12m $\Omega$  (max) of RESR. This results in a zero at 42kHz, well within the bounds of stability.

Do not put high-value ceramic capacitors directly across the feedback sense point without taking precautions to ensure stability. Large ceramic capacitors can have a high-ESR zero frequency and cause erratic, unstable operation. However, it is easy to add enough series resistance by placing the capacitors a couple of inches downstream from the feedback sense point, which should be as close as possible to the inductor.

Unstable operation manifests itself in two related but distinctly different ways: double pulsing and fast-feedback loop instability. Double pulsing occurs due to noise on the output or because the ESR is so low that there is not enough voltage ramp in the output voltage

\_\_\_\_\_

20

signal. This "fools" the error comparator into triggering a new cycle immediately after the 400ns minimum offtime period has expired.

Double pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it can indicate the possible presence of loop instability due to insufficient ESR. Loop instability can result in oscillations at the output after line or load steps. Such perturbations are usually damped but can cause the output voltage to rise above or fall below the tolerance limits. The easiest method for checking stability is to apply a very fast zero-to-max load transient and carefully observe the output-voltage-ripple envelope for overshoot and ringing. It can help to simultaneously monitor the inductor current with an AC current probe. Do not allow more than one cycle of ringing after the initial step-response under/overshoot.

### VTT Output Capacitor Selection (LDO)

A minimum value of  $60\mu$ F is needed to stabilize the VTT output for load currents up to  $\pm 1.5$ A. This value of capacitance limits the regulator's unity-gain bandwidth frequency to about 700kHz (typ) to allow adequate phase margin for stability. To keep the capacitor acting as a capacitor within the regulator's bandwidth, it is important that ceramic caps with low ESR and ESL be used.

Since the gain bandwidth is also determined by the transconductance of the output FETs, which increases with load current, the output capacitor needs to be greater than  $60\mu$ F if the load current exceeds 1.5A, but can be smaller than  $60\mu$ F if the maximum load current is less than 1.5A. As a rule, choose the minimum capacitance and maximum ESR for the output capacitor using the following:

$$C_{OUT\_MIN} = 60\mu F \times \sqrt{\frac{I\_OAD}{1.5A}}$$
$$R_{ESR\_MAX} = 5m\Omega \times \sqrt{\frac{1.5A}{I\_OAD}}$$

RESR value is measured at the unity-gain-bandwidth frequency given by approximately:

$$f_{GBW} = \frac{40}{C_{OUT}} \times \sqrt{\frac{I_{LOAD}}{1.5A}}$$

Once these conditions for stability are met, additional capacitors including those of electrolytic and tantalum types can be connected in parallel to the ceramic capacitor (if desired) to further suppress noise or voltage ripple at the output.



### **VTTR Output Capacitor Selection (LDO)**

The VTTR buffer is a scaled-down version of the VTT regulator, with much smaller output transconductance. Its compensation cap can therefore be smaller, and its ESR larger, than what is required for its larger counterpart. For typical applications requiring load current up to  $\pm 20$ mA, a ceramic cap with a minimum value of 1µF is recommended (RESR <  $0.3\Omega$ ). Connect this cap between VTTR and the analog ground plane.

### **VTTI Input Capacitor Selection (LDO)**

Both the VTT and VTTR output stages are powered from the same VTTI input. Their output voltages are referenced to the same REFIN input. The value of the VTTI bypass capacitor is chosen to limit the amount of ripple/noise at VTTI, or the amount of voltage dip during a load transient. Typically VTTI is connected to the output of the buck regulator, which already has a large bulk capacitor. Nevertheless, a ceramic capacitor of at least 10µF must be used and must be added and placed as close as possible to the VTTI pin. This value must be increased with larger load current, or if the trace from the VTTI pin to the power source is long and has significant impedance. Furthermore, to prevent undesirable VTTI bounce from coupling back to the REFIN input and possibly causing instability in the loop, the REFIN pin should ideally tap its signal from a separate lowimpedance DC source rather than directly from the VTTI input. If the latter is unavoidable, increase the amount of bypass capacitance at the VTTI input and add additional bypass at the REFIN pin.

### **MOSFET Selection (Buck)**

The MAX8550/MAX8551 drive external, logic-level, Nchannel MOSFETs as the circuit-switch elements. The key selection parameters:

**On-resistance (RDS(ON)):** the lower, the better.

**Maximum drain-to-source voltage (V<sub>DSS</sub>):** should be at least 20% higher than input supply rail at the high-side MOSFET's drain.

### Gate charges (QG, QGD, QGS): the lower the better.

Choose MOSFETs with rated RDS(ON) at VGS = 4.5V. For a good compromise between efficiency and cost, choose the high-side MOSFET that has a conduction loss equal to its switching loss at nominal input voltage and maximum output current (see below). For the low-side MOSFET, make sure that it does not spuriously turn on because of dV/dt caused by the high-side MOSFET turning on, as this results in shoot-through current degrading efficiency. MOSFETs with a lower QGD to QGS ratio have higher immunity to dV/dt. For proper thermal-management design, calculate the power dissipation at the desired maximum operating junction temperature, maximum output current, and worst-case input voltage. For the low-side MOSFET, the worst case is at  $V_{IN(MAX)}$ . For the high-side MOSFET, the worst case could be at either  $V_{IN(MIN)}$  or  $V_{IN(MAX)}$ . The high-side MOSFET and low-side MOSFET have different loss components due to the circuit operation. The low-side MOSFET operates as a zero-voltage switch; therefore, major losses are:

- The channel-conduction loss (PLSCC)
- The body-diode conduction loss (PLSDC)
- The gate-drive loss (PLSDR):

$$P_{LSCC} = \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times I_{LOAD}^{2} \times R_{DS(ON)}$$

Use RDS(ON) at TJ(MAX):

$$P_{LSDC} = 2I_{LOAD} \times V_F \times t_{DT} \times f_{SW}$$

where V<sub>F</sub> is the body-diode forward-voltage drop, t<sub>DT</sub> is the dead time ( $\approx$ 30ns), and f<sub>SW</sub> is the switching frequency. Because of the zero-voltage switch operation, the low-side MOSFET gate-drive loss occurs as a result of charging and discharging the input capacitance, (CISS). This loss is distributed among the average DL gate-driver's pullup and pulldown resistance, R<sub>DL</sub> ( $\approx$ 1 $\Omega$ ), and the internal gate resistance (R<sub>GATE</sub>) of the MOSFET ( $\approx$ 2 $\Omega$ ). The drive power dissipated is given by:

$$P_{LSDR} = C_{ISS} \times V_{GS}^2 \times f_{SW} \times \frac{R_{GATE}}{R_{GATE} + R_{DL}}$$

The high-side MOSFET operates as a duty-cycle control switch and has the following major losses:

- The channel-conduction loss (PHSCC)
- The VI overlapping switching loss (P<sub>HSSW</sub>)
- The drive loss (PHSDR)

(The high-side MOSFET does not have body-diode conduction loss because the diode never conducts current):

$$P_{HSCC} = \frac{V_{OUT}}{V_{IN}} \times I_{LOAD}^2 \times R_{DS(ON)}$$

Use R<sub>DS(ON)</sub> at T<sub>J(MAX)</sub>:



21

MAX8550/MAX855

$$P_{HSSW} = V_{IN} \times I_{LOAD} \times f_{SW} \times \frac{Q_{GS} + Q_{GD}}{I_{GATE}}$$

where  $\mathsf{I}_{\mathsf{GATE}}$  is the average DH-driver output current determined by:

$$I_{GATE(ON)} = \frac{2.5V}{R_{DH} + R_{GATE}}$$

where R<sub>DH</sub> is the high-side MOSFET driver's on-resistance (1 $\Omega$  typ) and R<sub>GATE</sub> is the internal gate resistance of the MOSFET ( $\approx 2\Omega$ ):

$$P_{HSDR} = Q_G \times V_{GS} \times f_{SW} \times \frac{R_{GATE}}{R_{GATE} + R_{DH}}$$

where  $V_{GS} = V_{DD} = 5V$ . In addition to the losses above, allow about 20% more for additional losses because of MOSFET output capacitances and low-side MOSFET body-diode reverse-recovery charge dissipated in the high-side MOSFET that is not well defined in the MOSFET data sheet. Refer to the MOSFET data sheet for thermal-resistance specifications to calculate the PC board area needed to maintain the desired maximum operating junction temperature with the above-calculated power dissipations. To reduce EMI caused by switching noise, add a 0.1µF ceramic capacitor from the high-side switch drain to the low-side switch source, or add resistors in series with DH and DL to slow down the switching transitions. Adding series resistors increases the power dissipation of the MOSFET, so ensure that this does not overheat the MOSFET.

### **MOSFET Snubber Circuit (Buck)**

Fast switching transitions cause ringing because of a resonating circuit formed by the parasitic inductance and capacitance at the switching nodes. This high-frequency ringing occurs at LX's rising and falling transitions and can interfere with circuit performance and generate EMI. To dampen this ringing, an optional series RC snubber circuit is added across each switch. Below is a simple procedure for selecting the value of the series RC of the snubber circuit:

- 1) Connect a scope probe to measure  $V_{LX}$  to PGND1, and observe the ringing frequency,  $f_{R}$ .
- 2) Estimate the circuit parasitic capacitance (CPAR) at LX by first finding a capacitor value, which, when connected from LX to PGND1, reduces the ringing frequency by half. CPAR can then be calculated as 1/3rd the value of the capacitor value found.

 Estimate the circuit parasitic capacitance (L<sub>PAR</sub>) from the equation:

$$L_{PAR} = \frac{1}{(2\pi \times f_R)^2 \times C_{PAR}}$$

- 4) Calculate the resistor for critical dampening (R<sub>SNUB</sub>) from the equation:  $R_{SNUB} = 2\pi \times f_R \times L_{PAR}$ . Adjust the resistor value up or down to tailor the desired damping and the peak voltage excursion.
- 5) The capacitor (C<sub>SNUB</sub>) should be at least 2 to 4 times the value of C<sub>PAR</sub> to be effective.

The power loss of the snubber circuit ( $P_{RSNUB}$ ) is dissipated in the resistor and can be calculated as:

$$P_{RSNUB} = C_{SNUB} \times V_{IN}^2 \times f_{SW}$$

where V<sub>IN</sub> is the input voltage and f<sub>SW</sub> is the switching frequency. Choose an R<sub>SNUB</sub> power rating that meets the specific application's derating rule for the power dissipation calculated.

### Setting the Current Limit (Buck)

The current-sense method used in the MAX8550/ MAX8551 makes use of the on-resistance (RDS(ON)) of the low-side MOSFET (Q2 in the *Typical Applications Circuit*). When calculating the current limit, use the worstcase maximum value for RDS(ON) from the MOSFET data sheet, and add some margin for the rise in RDS(ON) with temperature. A good general rule is to allow 0.5% additional resistance for each 1°C of temperature rise.

The minimum current-limit threshold must be great enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at  $I_{LOAD}(MAX)$  minus half the ripple current; therefore:

$$I_{LIM(VAL)} > I_{LOAD(MAX)} - \left(\frac{I_{LOAD(MAX)} \times LIR}{2}\right)$$

where I<sub>LIM</sub>(VAL) equals the minimum valley current-limit threshold voltage divided by the on-resistance of Q2 (R<sub>DS</sub>(ON)Q2). For the 50mV default setting, connect ILIM to AV<sub>DD</sub>. In adjustable mode, the valley current-limit threshold is precisely 1/10th\* the voltage seen at ILIM. For an adjustable threshold, connect a resistive divider from REF to GND with ILIM connected to the center tap. The external 250mV to 2V adjustment range corresponds to a 25mV to 200mV valley current-limit threshold. When adjusting the current limit, use 1% tolerance resistors and

\*In the negative direction, the adjustable current limit is typically -1/8th the voltage seen at ILIM.



a divider current of approximately 10µA to prevent significant inaccuracy in the valley current-limit tolerance.

### Foldback Current Limit

Alternately, foldback current limit can be implemented if the UVP latch option is not available. Foldback current limit reduces the power dissipation of external components so they can withstand indefinite overload and short circuit, with automatic recovery after the overload or short circuit is removed. To implement foldback current limit, connect a resistor from V<sub>OUT</sub> to ILIM (R6 in Figure 7 and the *Typical Applications Circuit*), in addition to the resistor-divider network (R4 and R5) used for setting the adjustable current limit as shown in Figure 7.

The following is a procedure for calculating the value of R4, R5, and R6:

1) Calculate the voltage, VILIM(NOM), required at ILIM when the output voltage is at nominal:

$$V_{\text{ILIM}(\text{NOM})} = 10 \times I_{\text{LOAD}(\text{MAX})} \times \left(1 - \frac{\text{LIR}}{2}\right)$$

× R<sub>DS(ON)Q2</sub>

- 2) Pick a percentage of foldback, PFB, from 15% to 40%.
- 3) Calculate the voltage, VILIM(0V), when the output is shorted (0V):




Figure 7. Foldback Current Limit

 $V_{ILIM(OV)} = P_{FB} \times V_{ILIM(NOM)}$ 

4) The value for R4 can be calculated as:

$$R4 = \frac{2V - V_{ILIM(0V)}}{10\mu A}$$

5) The parallel combination of R5 and R6, denoted R56, is calculated as:

$$R56 = \left(\frac{2V}{10\mu A}\right) - R4$$

6) Then R6 can be calculated as:

$$R6 = \frac{V_{OUT} \times R4 \times R56}{\left[ \left( V_{OUT} - \left( V_{ILIM(NOM)} - V_{ILIM(0V)} \right) \right) \times R4 - \right] \left( \left( \left( V_{ILIM(NOM)} - V_{ILIM(0V)} \right) \times R56 \right) \right]}$$

7) Then R5 is calculated as:

$$R5 = \frac{R6 \times R56}{R6 - R56}$$

### Boost-Supply Diode and Capacitor Selection (Buck)

A low-current Schottky diode, such as the CMDSH-3 from Central Semiconductor, works well for most applications. Do not use large-power diodes, because higher junction capacitance can charge up the voltage at BST to the LX voltage and this exceeds the absolute maximum rating of 6V. The boost capacitor should be 0.1µF to 4.7µF, depending on the input and output voltages, external components, and PC board layout. The boost capacitance should be as large as possible to prevent it from charging to excessive voltage, but small enough to adequately charge during the minimum lowside MOSFET conduction time, which happens at maximum operating duty cycle (this occurs at minimum input voltage). In addition, ensure that the boost capacitor does not discharge to below the minimum gate-tosource voltage required to keep the high-side MOSFET








Figure 8. Typical Applications Circuit

fully enhanced for lowest on-resistance. This minimum gate-to-source voltage (VGS(MIN)) is determined by:

$$V_{GS(MIN)} = V_{DD} \times \frac{Q_G}{C_{BOOST}}$$

where  $V_{DD}$  is 5V,  $Q_G$  is the total gate charge of the high-side MOSFET, and  $C_{BOOST}$  is the boost-capacitor

value where C<sub>BOOST</sub> is C7 in the *Typical Applications Circuit* (Figure 8).

### Transient Response (Buck)

The inductor ripple current also affects transientresponse performance, especially at low  $V_{IN}$  -  $V_{OUT}$  differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step.

The output sag is also a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time:

$$V_{SAG} = \frac{L \times \Delta I_{LOAD(MAX)}^{2} \left[ \frac{V_{OUT} \times K}{V_{N}} + t_{OFF(MIN)} \right]}{2C_{OUT} \times V_{OUT} \left[ \frac{(V_{IN} - V_{OUT}) \times K}{V_{IN}} + t_{OFF(MIN)} \right]}$$

where t<sub>OFF(MIN)</sub> is the minimum off-time (see the *Electrical Characteristics*) and K is from Table 1.

The overshoot during a full-load to no-load transient due to stored inductor energy can be calculated as:

$$V_{\text{SOAR}} = \frac{\Delta I_{\text{LOAD}(\text{MAX})}^2 \times L}{2 \times C_{\text{OUT}} \times V_{\text{OUT}}}$$

### **Applications Information**

### **Dropout Performance (Buck)**

The output-voltage adjustable range for continuousconduction operation is restricted by the nonadjustable minimum off-time one-shot. For best dropout performance, use the slower (200kHz) on-time setting. When working with low input voltages, the duty-factor limit must be calculated using worst-case values for on- and off-times. Manufacturing tolerances and internal propagation delays introduce an error to the TON K-factor. This error is greater at higher frequencies (see Table 1). Also, keep in mind that transient-response performance of buck regulators operated too close to dropout is poor, and bulk output capacitance must often be added (see the VSAG equation in the *Design Procedure* section).

The absolute point of dropout is when the inductor current ramps down during the minimum off-time ( $\Delta I_{DOWN}$ ) as much as it ramps up during the on-time ( $\Delta I_{UP}$ ). The ratio h =  $\Delta I_{UP}$  /  $\Delta I_{DOWN}$  indicates the controller's ability to slew the inductor current higher in response to increased load, and must always be greater than 1. As h approaches 1, the absolute minimum dropout point, the inductor current cannot increase as much during each switching cycle, and V<sub>SAG</sub> greatly increases, unless additional output capacitance is used.

A reasonable minimum value for h is 1.5, but adjusting this up or down allows trade-offs between V<sub>SAG</sub>, output capacitance, and minimum operating voltage. For a given value of h, the minimum operating voltage can be calculated as:

$$V_{IN(MIN)} = \left[ \frac{V_{OUT} \times V_{DROP1}}{1 - \left(\frac{h \times t_{OFF(MIN)}}{K}\right)} \right] + V_{DROP2} - V_{DROP1}$$

where V<sub>DROP1</sub> and V<sub>DROP2</sub> are the parasitic voltage drops in the discharge and charge paths (*see the On-Time One-Shot (TON)* section), t<sub>OFF(MIN)</sub> is from the *Electrical Characteristics*, and K is taken from Table 1. The absolute minimum input voltage is calculated with h = 1.

If the calculated V<sub>IN(MIN)</sub> is greater than the required minimum input voltage, then the operating frequency must be reduced or output capacitance added to obtain an acceptable V<sub>SAG</sub>. If operation near dropout is anticipated, calculate V<sub>SAG</sub> to be sure of adequate transient response.

A dropout design example follows:

 $V_{OUT} = 2.5V$ fsw = 600kHz K = 1.7 $\mu$ s toff(MIN) = 450ns VDROP1 = VDROP2 = 100mV h = 1.5

$$V_{\text{IN(MIN)}} = \left[ \frac{2.5V + 0.1V}{1 - \left(\frac{1.5V \times 450\text{ns}}{1.7\mu\text{s}}\right)} \right] + 0.1V - 0.1V = 4.3V$$

### Voltage Positioning (Buck)

In applications where fast-load transients occur, the output voltage changes instantly by RESR × COUT ×  $\Delta I_{LOAD}$ . Voltage positioning allows the use of fewer output capacitors for such applications, and maximizes the output-voltage AC and DC tolerance window in tight-tolerance applications.

Figure 9 shows the connection of OUT and FB in a voltage-positioned circuit. In nonvoltage-positioned circuits, the MAX8550/MAX8551 regulate at the output capacitor. In voltage-positioned circuits, the MAX8550/ MAX8551 regulate on the inductor side of the voltagepositioning resistor. V<sub>OUT</sub> is reduced to:

$$V_{OUT(VPS)} = V_{OUT(NO_LOAD)} - R_{POS} \times I_{LOAD}$$






Figure 9. Voltage-Positioned Output

### **PC Board Layout Guidelines**

Careful PC board layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention. If possible, mount all of the power components on the top side of the board, with their ground terminals flush against one another. Follow these guidelines for good PC board layout:

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Using thick copper PC boards (2oz vs. 1oz) can enhance full-load efficiency by 1% or more. Correctly routing PC board traces is a difficult task that must be approached in terms of fractions of centimeters, where a single m $\Omega$  of excess trace resistance causes a measurable efficiency penalty.
- The LX and PGND1 connections to the low-side MOSFET for current sensing must be made using Kelvin-sense connections.
- When trade-offs in trace lengths must be made, it is preferable to allow the inductor-charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the low-

side MOSFET or between the inductor and the output filter capacitor.


- Route high-speed switching nodes (BST, LX, DH, and DL) away from sensitive analog areas (REF, FB, and ILIM).
- Input ceramic capacitors must be placed as close as possible to the high-side MOSFET drain and the low-side MOSFET source. Position the MOSFETs so the impedance between the input capacitor terminals and the MOSFETs is as low as possible.

### **Special Layout Considerations for LDO Section** The capacitor (or capacitors) at VTT should be placed as close to VTT and PGND2 (pins 12 and 11) as possible to minimize the series resistance/inductance of the

ble to minimize the series resistance/inductance of the trace. The PGND2 side of the capacitor must be short with a low-impedance path to the exposed pad underneath the IC. The exposed pad must be star-connected to GND (pin 24), PGND1 (pin 23), and PGND2 (pin 11). A narrower trace can be used to connect the output voltage on the VTT side of the capacitor back to VTTS (pin 9). However, keep this trace well away from potentially noisy signals such as PGND1 or PGND2. This prevents noise from being injected into the error amplifier's input. For best performance, the VTTI bypass capacitor must be placed as close to VTTI (pin 13) as possible. REFIN (pin 14) should be separately routed with a clean trace and adequately bypassed to GND. Refer to the MAX8550 evaluation kit data sheet for PC board guidelines.



### \_Typical Operating Circuit



Chip Information

TRANSISTOR COUNT: 5100 PROCESS: BICMOS




27

MAX8550/MAX8551

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



### **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS											EXPOSED PAD VARIATIONS															
PKG.	1	6L 5x	5	201	5x5	5	28	BL 5x	5	3	2L 5:	<5	4	40L 5x5		h	PKG.		D2			E2		-		
SYMBOL	MIN.	NOM.	MAX.	MIN. N	OM. I	MAX. I	ΛIN. Ν	NOM.	MAX.	MIN.	NOM	MAX.	MIN.	NOM. M	ЛАХ.		CODES	MIN.	NOM	. MAX	MIN.	NOM	і <b>.</b> МА	х.		
А	0.70	0.75	0.80	0.70 0	.75 (	0.80 (	0.70 0	0.75	0.80	0.70	0.75	0.80	0.70	0.75 0	0.80	F	T1655-2	3.00	3.10	3.20	3.00	3.10	3.2	0		
A1	0	0.02	0.05	0 0	.02	0.05	0 0	0.02	0.05	0	0.02	0.05	0	0.02 0	0.05		T1655-3	3.00		3.20	3.00		_			
A2	0.	20 RE	F.	0.20	REF	=.	0.2	0 RE	F.	0.	20 RE	F.	0	20 REF	:	F	T1655N-1	3.00		3.20	3.00					
b														0.20 0		Ē	T2055-3	3.00	3.10	3.20	3.00	3.10	3.2	20		
D														5.00 5		Ŀ	T2055-4	3.00	3.10	3.20	3.00	3.10	3.2	20		
E				_	_	_	_	_		_				5.00 5		_ H-	T2055-5	3.15		3.35		3.25				
e		.80 BS	-		5 BS	<u> </u>		50 BS	-		.50 B	<u> </u>		.40 BSC	<i>.</i>		T2855-3	3.15		3.35	3.15	3.25				
<u>k</u> L	0.25				-	_	).25	-		0.25	-	-	0.25	0.40 0	-		T2855-4	2.60		2.80						
N	0.30	0.40 16	0.50	_	20	0.65	_	28	0.05	0.30	32	0.50	0.30	40			T2855-5	2.60		2.80	2.60	2.70	_	-		
ND	-	4			5	-		7			32 8		<u> </u>	10	_	F	T2855-6	3.15	3.25	3.35	3.15	3.25	3.3	5		
NE		4	-		5	-		7			8			10		F	T2855-7	2.60	2.70	2.80	2.60	2.70	2.8	30		
JEDEC		WHHE	3	W	ннс		W	'HHD	-1	٧	VHHC	-2		_		F	T2855-8	3.15	3.25	3.35	3.15	3.25	3.3	5		
																F	T2855N-1	3.15	3.25	3.35	3.15	3.25	3.3	35		
																	T3255-3	3.00	3.10	3.20	3.00	3.10	3.2	20		
OTES:																	T3255-4	3.00	2 10	3.20	3.00	2 40	100	0		
1 DIM	ENCK																	5.00								
1. DIW	ENOIG	JNING	& TOI	ERAN	CING	G CON	FORM	и то	ASME	E Y14	.5M-1	994.				Ē	T3255-5	3.00	3.10	3.20	3.00	3.10	3.2	20		
2. ALL																	T3255-5 T3255N-1	3.00 3.00	3.10 3.10	3.20 3.20	3.00 3.00	3.10 3.10	3.2 3.2	20 20		
	DIME	NSIO	IS AR	E IN M	LLIM	IETER	S. AN										T3255-5 T3255N-1 T4055-1	3.00 3.00 3.40	3.10 3.10 3.50	3.20 3.20 3.60	3.00 3.00 3.40	3.10 3.10 3.50	3.2 3.2 3.6	20 20 30		
2. ALL	. DIME 5 THE	INSIO	IS AR	E IN M BER C	LLIM F TE	IETER RM <b>I</b> N	S. AN ALS.	GLES	S ARE	IN D	EGRE	EES.	TION	SHALL			T3255-5 T3255N-1	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.2 3.2 3.6 3.6	20 20 30		
2. ALL 3. N IS A THE COL OP	DIME THE TER NFOR	TOTA MINAL M TO	IS ARI L NUM #1 IDI JESD 9 F MUS	E IN MI BER C ENTIFI 95-1 SF T BE L	LLIM F TE ER A PP-01 OCA	IETER RMIN ND TE I2. DE TED V	S. AN ALS. RMIN TAILS /ITHIN	IGLES NAL N S OF N THE	S ARE	E IN D ERING MINAL	G CO . #1 IE	EES. NVEN DENTI	IER.		AL #1		T3255-5 T3255N-1 T4055-1	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40	3.10 3.10 3.50 3.50	3.2 3.2 3.6 3.6	20 20 30		
2. ALL 3. N IS THE COI OP IDE M	DIME THE TER NFOR TIONA NTIFII	ENSIOI TOTA MINAL M TO L, BU ER MA	IS ARI L NUM #1 IDI JESD 9 F MUS Y BE 8 PPLIE	E IN MI BER C ENTIFI 95-1 SF T BE L EITHEF	LLIM F TE ER A PP-01 OCA CA M	IETER RMIN ND TE I2. DE TED W IOLD (	S. AN ALS. RMIN TAILS ITHIN DR MA D TEP	IGLES NAL N S OF N THE ARKE RMIN	S ARE IUMBI TERM E ZON E ZON	ERINO ERINO IINAL IE INE ATUR	G CO . #1 IE DICAT E.	EES. NVEN DENTI ED. T	FIER HE T	ARE	NL #1		T3255-5 T3255N-1 T4055-1	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.2 3.2 3.6 3.6	20 20 30		
2. ALL 3. N IS THE COI OP IDE M	DIME THE TER NFOR TIONA NTIFII	ENSION TOTA MINAL M TO L, BU ER MA ON b A AND 0	NS ARI #1 IDI JESD 9 F MUS Y BE 1 PPLIE 30 mn	E IN MI BER C ENTIFI 95-1 SF T BE L EITHEF S TO M 1 FROM	LLIM F TE PP-01 OCA A M META M TEF	IETER RMIN/ ND TE 12. DE TED W IOLD ( ALLIZE RMIN/	S. AN ALS. RMIN TAILS /ITHIN DR M/ D TEF	IGLES NAL N S OF N THE ARKE RMIN	S ARE IUMBI TERN ZON D FE AL AN	E IN D ERING MINAL IE INE ATUR ND IS	G COI . #1 IE DICAT RE. MEA	EES. NVEN DENTI ED. T SURE	FIER HE TI	ARE ERMINA FWEEN			T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.2 3.2 3.6 3.6	20 20 30		
2. ALL 3. N IS THE COI OP IDE DIM 0.23	DIME THE TER TONA NTIFII	ENSION TOTA MINAL M TO L, BU ER MA ON b A AND 0 NE RE	NS ARI #1 IDI JESD 9 MUS Y BE 9 PPLIE 30 mn FER T	E IN MI BER C ENTIFI 95-1 SF T BE L EITHEF S TO M T FROM	LLIM F TE ER A PP-01 OCA X A M META META META	IETER RMIN, ND TE I2. DE I2. D	S. AN ALS. TAILS TAILS /ITHIN DR M/ D TEP L TIP OF TE	IGLES NAL N S OF N THE ARKE RMIN	S ARE IUMBI TERN ZON D FE AL AN	E IN D ERING MINAL IE INE ATUR ND IS ON E	EGRE G COI . #1 IE DICAT RE. MEA: ACH	EES. NVEN DENTI ED. T SURE	FIER HE TI	ARE ERMINA FWEEN			T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.2 3.2 3.6 3.6	20 20 30		
2. ALL 3. N IS THE COL OP IDE M 0.29 ND	DIME THE TER NFOR TIONA NTIFII	ENSION TOTA MINAL M TO AL, BU ER MA ON 6 A AND 0 NE RE LATIO	NS ARI L NUM JESD 9 T MUS Y BE 8 NPLIE 30 mn FER T N IS P	E IN MI BER C ENTIFI 95-1 SF T BE L EITHEF S TO M FROM D FROM D THE	LLIM F TE PP-01 OCA A M META META NUW _E IN	IETER RMIN, ND TE I2. DE TED W IOLD ( ALLIZE RMINA IBER ( I A SYI	S. AN ALS. TAILS	IGLES NAL N S OF N THE ARKE RMIN CRICA	S ARE IUMBI TERN ZON D FE AL AN NALS	E IN D ERING (INAL IE INE ATUR ND IS ON E SHIOI	EGRE G COI . #1 IE DICAT E. MEA: ACH N.	EES. NVEN DENTI ED. T SURE D ANI	FIER HE T D BE	ARE ERMINA TWEEN DE RES	SPECTI	VEL	T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.2 3.2 3.6 3.6	20 20 30		
2. ALL 3. N IS COI COI COI IDE M 0.24 0	DIME THE TER NFOR TIONA NTIFII ENSI 5 mm AND I POPUI PLAN/	ENSION TOTA MINAL M TO L, BU ER MA ON 6 A AND 0 NE RE LATIO ARITY G CON	NS ARI #1 IDI JESD 9 F MUS Y BE F PPLIE 30 mn FER T N IS P APPLI	E IN MI BER C ENTIFI 55-1 SF T BE L EITHEF S TO M FROM D THE DSSIBI ES TO S TO S	LLIM F TE ER A PP-01 OCA A M META META M TEF NUM LE IN	IETER RMIN, ND TE 2. DE TED W IOLD ( ALLIZE RMINA IBER ( A SYI EXPO	S. AN ALS. RMIN TAILS /ITHIN DR MA D TER L TIP OF TE MMET DSED	IGLES NAL N S OF N THE ARKE RMIN C ERMIN FRICA HEA <sup>-</sup>	S ARE IUMBI TERN 2 ZON 2 D FE AL AN NALS AL FA: AL FA: T SINI	E IN D ERING INAL IE INE ATUR ND IS ON E SHIOI K SLU	EGRE G COI . #1 IE DICAT RE. MEA: ACH N. JG AS	EES. NVEN DENTI ED. T SURE D ANI	FIER HE TI D BE D E SI	ARE ERMINA TWEEN DE RES	SPECTIN RMINAL	VEL	T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.2 3.2 3.6 3.6	20 20 30		
2. ALL 3. N IS COI COI COI IDE M 0.24 MD 7. DEF ▲ COI 0.24 COI 0.24 MD 7. DEF ▲ COI 0.24 MD 7. DEF 4. COI 9. DEF 4. COI 0.24 MD 7. DEF 4. COI 0.24 MD 7. DEF 4. COI 0.24 MD 7. DEF 4. COI 0.24 MD 7. DEF 7. COI 1. CO	DIME THE TER NFOR NTIFII ENSIG 5 mm AND 1 POPUI PLAN/ AWING 55-3 /	ENSION TOTA MINAL M TO L, BU ER MA ON 6 A AND 0 NE RE LATIO ARITY G CON	NS ARI #1 IDI JESD 9 F MUS Y BE 1 30 mn FER T N IS P APPLI FORM 2855-6	E IN MI BER C ENTIFI 5-1 SF T BE L EITHEF S TO N FROM D FROM D THE DSSIBI ES TO S TO S	LLIM F TE ER A PP-01 OCA A M META META META NUM LE IN THE EDE	IETER RMIN/ ND TE I2. DE TED W I0LD ( ALLIZE RMIN/ IBER ( I A SYI EXPC C MO:	S. AN ALS. RMIN TAILS ITAILS ITAILS ITAILS DR MA D TEP L TIP OF TE MMET OSED 220, E	IGLES NAL N S OF N THE ARKE RMIN C ERMIN FRICA HEA <sup>-</sup>	S ARE IUMBI TERN 2 ZON 2 D FE AL AN NALS AL FA: AL FA: T SINI	E IN D ERING INAL IE INE ATUR ND IS ON E SHIOI K SLU	EGRE G COI . #1 IE DICAT RE. MEA: ACH N. JG AS	EES. NVEN DENTI ED. T SURE D ANI	FIER HE TI D BE D E SI	ARE ERMINA FWEEN DE RES THE TEF	SPECTIN RMINAL	VEL	T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40 *	3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60	3.00 3.40 3.40 3.40 N DIMEN	3.10 3.10 3.50 3.50	3.2 3.2 3.6 3.6 3.6 3.6	20 20 30 30 .E		
2. ALL 3. N IS COI COI COI IDE M 0.24 0	DIME THE TER NFOR TIONA NTIFII IENSIO MINIO AND I POPUI PLAN/ AWINO S55-3 / RPAG	ENSION TOTA MINAL M TO L, BU ER MA ON 6 / AND 0 NE RE LATIO ARITY G CON AND T E SHA	IS ARI #1 IDI JESD 9 7 MUS 7 MUS 7 BE 1 8 PPLIE 30 mn FER T N IS P APPLI APPLI 50RM 2855-6 LL NO	E IN MI BER C ENTIFI 95-1 SF T BE L EITHEF S TO N FROM D THE D SSIBI ES TO S TO S TO T EXC	LLIM F TE PP-01 OCA A M META M TEP NUW LE IN THE EDE	IETER RMIN ND TE I2. DE TED W IOLD ( ALLIZE RMIN IBER ( I A SY EXPC C MO: 0.10 n	S. AN ALS. RMIN TAILS /ITHIN DR M/ D TER L TIP OF TE MMET DSED 220, E	IGLES NAL N S OF N THE ARKE RMIN CRICA HEAT	S ARE	ERING ERING MINAL E INE ATUR ND IS ON E SHIOI SHIOI ( SLU	ACH N. JG AS BCAT CAT CAT CAT CAT CAT CAT CAT CAT CAT	EES. NVEN DENTI ED. T SURE D ANI	FIER HE TI D BE D E SI	ARE ERMINA FWEEN DE RES THE TEF	SPECTIN RMINAL	VEL	T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40 *	3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.2 3.2 3.6 3.6 3.6 3.6	20 20 30 30 .E		
2. ALL 3. N IS 4. THE COP IDE DIM 0.29 0.29 0.2	DIME THE TER NFOR TIONA NTIFII IENSIO MININA S55-3 / RPAG RKING	ENSION TOTA MINAL M TO L, BU ER MA ON 6 A AND 0 NE RE LATIO ARITY G CON AND T E SHA G IS FC	NS ARI #1 IDI JESD 9 MUS Y BE 1 PPLIE 30 mn FER T N IS P APPLI FORM 2855-6 LL NO	E IN MI BER C ENTIFI 5-1 SF T BE L EITHEF S TO M FROM D THE D SSIBI ES TO S TO S TO S TO C T EXC CKAGE	LLIM F TE ER A PP-01 OCA A M META M TEF NUW LE IN THE EED ORII	IETER RMIN, ND TE I2. DE TED W IOLD ( ALLIZE RMINA IBER ( I A SYI EXPC C MO: 0.10 n ENTA	S. AN ALS. RMIN TAILS /ITHIN DR M/ D TEF L TIP DF TE MMET DSED 220, E 1m. (ION I	IGLES NAL N S OF N THE ARKE RMIN C C ERMIN FRICA HEA EXCEI	S ARE IUMBI TERN 2 ZON 2D FE, AL AN NALS AL FA: T SINI PT EX	EIN D ERIN( MINAL IE INL E INL E INL E INL SHIOI SHIOI SHIOI SHIOI	EGRE G COO . #1 IE DICAT RE. MEA MEA ACH N. JG AS ED P/	EES. NVEN DENTI ED. T SURE D ANI	FIER HE TI D BE D E SI	ARE ERMINA FWEEN DE RES THE TEF	SPECTIN RMINAL	VEL	T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40 *	3.10 3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60 0000000000000000000000000000	3.00 3.00 3.40 3.40 0.00 0.00 0.00 0.00	3.10 3.10 3.50 3.50 NSIONS	3.2 3.2 3.6 3.6 3.6 3.6	20 20 30 30 .E	×I	
2. ALL 3. N IS COI OP IDE OP IDE OP OP OP OP OP OP OP OP OP OP	DIME THE TER NFOR NTIFII MENSIO AND I POPUL PLAN/ AWING 5553 / RPAG RPAG RKING	ENSION TOTA MINAL MINAL MINAL MINAL BU ER MA ON 6 / AND 0 AND 7 AND 7 AN	NS ARI #1 IDI JESD 9 MUS Y BE 1 PPLIE 30 mn FER T N IS P APPLI APPLI APPLI S55-6 LL NO R PAC	E IN MI BER C ENTIFI 55-1 SF T BE L EITHEF S TO M D THE D SSIBI ES TO S TO S TO T EXC CKAGE	LLIM F TE ER A PP-01 OCA A M META M TEF NUM LE IN THE EEDE EED ORII	IETER RMIN, ND TE 2. DE TED W IOLD ( 0.1LLIZE RMINA IBER ( 1 A SY EXPC C MO2 0.10 n ENTA 0.10 n ENTA	S. AN ALS. RMIN TAILS (ITHIN DR M/ D TEF L TIP DF TE MMET DSED 220, E 1000 F REFE	IGLES NAL N S OF N THE ARKE RMIN C ERMIN FRICA ERMIN FRICA EXCEI	S ARE IUMBI TERN 2 ZON D FEJ AL AN NALS AL FA: T SINI PT EX	EIN D ERIN( MINAL IE INL IE INL IE INL IE INL SHIOI SHIO SHIO	EGRE G COO . #1 IE DICAT RE. MEA MEA ACH N. JG AS ED P/	EES. NVEN DENTI 'ED. T SURE D ANI S WEL	FIER HE TI D BE D E SI L AS	ARE ERMINA FWEEN DE RES THE TEF	SPECTIN RMINAL R	VEL LS.	T3255-5 T3255N-1 T4055-1 T4055-2 Y.	3.00 3.40 3.40 *	3.10 3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60 3.60 0.00MMO	3.00 3.00 3.40 3.40 3.40 N DIMEN	3.10 3.10 3.50 3.50 SIONS	3.2 3.2 3.6 3.6 3.6 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5x0.8m	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_

Printed USA

- is a registered trademark of Maxim Integrated Products.

MAX8550/MAX855