# Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply 

## General Description

The MAX1932 generates a low-noise, high-voltage output to bias avalanche photodiodes (APDs) in optical receivers. Very low output ripple and noise is achieved by a constant-frequency, pulse-width modulated (PWM) boost topology combined with a unique architecture that maintains regulation with an optional RC or LC post filter inside its feedback loop. A precision reference and error amplifier maintain $0.5 \%$ output voltage accuracy

The MAX1932 protects expensive APDs against adverse operating conditions while providing optimal bias. Traditional boost converters measure switch current for protection, whereas the MAX1932 integrates accurate high-side current limiting to protect APDs under avalanche conditions. A current-limit flag allows easy calibration of the APD operating point by indicating the precise point of avalanche breakdown. The MAX1932 control scheme prevents output overshoot and undershoot to provide safe APD operation without data loss.

The output voltage can be accurately set with either external resistors, an internal 8-bit DAC, an external DAC, or other voltage source. Output span and offset are independently settable with external resistors. This optimizes the utilization of DAC resolution for applications that may require limited output voltage range, such as 4.5 V to $15 \mathrm{~V}, 4.5 \mathrm{~V}$ to $45 \mathrm{~V}, 20 \mathrm{~V}$ to 60 V , or 40 V to 90 V .


## Applications

Optical Receivers and Modules
Fiber Optic Network Equipment
Telecom Equipment
Laser Range Finders
PIN Diode Bias Supply
Pin Configuration


Typical Application Circuit


## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply

## ABSOLUTE MAXIMUM RATINGS

VIN to GND ..............................................................-0.3V to +6 V
DIN, SCLK, $\overline{C S}$, FB to GND ......................................-0.3V to +6 V
COMP, DACOUT, GATE, $\overline{\mathrm{CL}}$ to GND ...........-0.3V to (VIN +0.3V)
CS+, CS- to GND
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
12-Pin Thin QFN (derate $16.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .1349 mW
Operating Temperature Range $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature ..$+150^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$
Lead Temperature (soldering 10s)

| $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- |
| ......... | $00^{\circ} \mathrm{C}$

$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{SCLK}=\mathrm{D}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{CS}+=\mathrm{CS}-=45 \mathrm{~V}$, Circuit of Figure $2, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. )

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |  |
| Input Supply Range | VIN |  | 2.7 |  | 5.5 | V |
| VIN Undervoltage Lockout | UVLO | Both rise/fall, hysteresis $=100 \mathrm{mV}$ | 2.1 |  | 2.6 | V |
| Operating Supply Current | IIN |  |  | 0.5 | 1 | mA |
| VIN Shutdown Supply Current | ISHDN | 00 hex loaded to DAC |  | 25 | 65 | $\mu \mathrm{A}$ |
| Input Resistance for CS+/CS- |  | Resistance from either pin to ground | 0.5 | 1 | 2.0 | $\mathrm{M} \Omega$ |
| Current-Limit Threshold for CS+/CS- |  |  | 1.80 | 2.00 | 2.20 | V |
| Common-Mode Rejection of Current Threshold |  | $\mathrm{CS}+=3 \mathrm{~V}$ to 100 V |  | $\pm 0.005$ |  | \%/V |
| Gate-Driver Resistance |  | Gate high or low, IGATE $= \pm 50 \mathrm{~mA}$ |  | 5 | 10 | $\Omega$ |
| FB Input Bias Current |  |  | -25 |  | +25 | nA |
| FB Voltage | $V_{\text {FB }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 1.24375 | 1.2500 | 1.25625 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.24250 | 1.2500 | 1.25750 |  |
| FB Voltage <br> Temperature Coefficient | TCVFB |  |  | 0.0007 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| FB to COMP Transconductance |  | $\mathrm{COMP}=1.5 \mathrm{~V}$ | 50 | 110 | 200 | $\mu \mathrm{S}$ |
| COMP Pulldown Resistance in Shutdown |  | DAC code $=00$ hex |  |  | 100 | $\Omega$ |
| DACOUT to FB Voltage Difference |  | DAC code = FF hex | -3 |  | +3 | mV |
| DACOUT Differential Nonlinearity (Note 1) |  | DAC Code = 01 to FF hex, DAC guaranteed monotonic | -1 |  | +1 | LSB |
| DACOUT Voltage Temperature Coefficient | TCV ${ }_{\text {dacout }}$ |  |  | 0.0007 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| DACOUT Load Regulation |  | DAC code $=0$ F to FF hex, source or sink 50 $\mu \mathrm{A}$ | -1 |  | +1 | mV |
| Switching Frequency | fosc |  | 250 | 300 | 340 | kHz |
| GATE Maximum On-Time | ton |  |  | 3 |  | $\mu \mathrm{s}$ |

## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V} I N=3.3 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{SCLK}=\mathrm{DIN}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{CS}+=\mathrm{CS}-=45 \mathrm{~V}\right.$, Circuit of Figure $2, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (DIN, SCLK, $\overline{\mathbf{C S}}$ ) |  |  |  |  |  |  |
| Input Low Voltage |  |  |  |  | 0.6 | V |
| Input High Voltage |  |  | 1.4 |  |  | V |
| Input Hysteresis |  |  |  | 200 |  | mV |
| Input Leakage Current |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 10 |  | nA |
| Input Capacitance |  |  |  | 5 |  | pF |
| DIGITAL OUTPUT ( $\overline{\mathbf{C L}})$ |  |  |  |  |  |  |
| Output Low Voltage |  | ISINK $=1 \mathrm{~mA}$ |  |  | 0.1 | V |
| Output High Voltage |  | ISOURCE $=0.5 \mathrm{~mA}$ | VIN-0.5 |  |  | V |
| SPI TIMING (FIGURE 5) |  |  |  |  |  |  |
| SCLK Clock Frequency | fsclk |  |  |  | 2 | MHz |
| SCLK Low Period | tCL |  | 125 |  |  | ns |
| SCLK High Period | tch |  | 125 |  |  | ns |
| Data Hold Time | tDH |  | 0 |  |  | ns |
| Data Setup Time | tDS |  | 125 |  |  | ns |
| $\overline{\mathrm{CS}}$ Assertion to SCLK Rising Edge Setup Time | tcsso |  | 200 |  |  | ns |
| $\overline{\mathrm{CS}}$ Deassertion to SCLK Rising Edge Setup Time | tcSS1 |  | 200 |  |  | ns |
| SCLK Rising Edge to $\overline{\mathrm{CS}}$ Deassertion | tCSH1 |  | 200 |  |  | ns |
| SCLK Rising Edge to $\overline{\mathrm{CS}}$ Assertion | tCSHO |  | 200 |  |  | ns |
| $\overline{\mathrm{CS}}$ High Period | tcsw |  | 300 |  |  | ns |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V} I \mathrm{~N}=3.3 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{SCLK}=\mathrm{DIN}=3.3 \mathrm{~V}, \mathrm{CS}+=\mathrm{CS}-=45 \mathrm{~V}\right.$, Circuit of Figure $2, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  |  |  |  |  | MIN | TYP | MAX | UNITS |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL | VIN |  | 2.7 | 5.5 | V |  |  |  |  |  |  |
| Input Supply Range | UVLO | Both rise/fall, hysteresis $=100 \mathrm{mV}$ | 2.1 | 2.6 | V |  |  |  |  |  |  |
| VIN Undervoltage Lockout | IIN |  |  | 1 | mA |  |  |  |  |  |  |
| Operating Supply Current | ISHDN | 00 hex loaded to DAC |  | 65 | $\mu \mathrm{~A}$ |  |  |  |  |  |  |
| VIN Shutdown Supply Current |  | Resistance from either pin to ground | 0.5 | 2 | $\mathrm{M} \Omega$ |  |  |  |  |  |  |
| Input Resistance for CS+/CS- |  |  | 1.80 | 2.20 | V |  |  |  |  |  |  |
| Current-Limit Threshold <br> for CS+/CS- |  |  |  | 10 | $\Omega$ |  |  |  |  |  |  |
| Gate-Driver Resistance |  | Gate high or low, IGATE $= \pm 50 \mathrm{~mA}$ | -30 | +30 | nA |  |  |  |  |  |  |
| FB Input Bias Current |  |  |  |  |  |  |  |  |  |  |  |

## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V} I N=3.3 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{SCLK}=\mathrm{DIN}=3.3 \mathrm{~V}, \mathrm{CS}+=\mathrm{CS}-=45 \mathrm{~V}\right.$, Circuit of Figure $2, \mathbf{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB Voltage | $V_{\text {FB }}$ |  | 1.23875 |  | 1.26125 | V |
| FB to COMP Transconductance |  | COMP $=1.5 \mathrm{~V}$ | 50 |  | 200 | $\mu \mathrm{S}$ |
| COMP Pulldown Resistance in Shutdown |  | DAC code $=00$ hex |  |  | 100 | $\Omega$ |
| DACOUT to FB Voltage Difference |  | DAC code $=$ FF hex | -4 |  | +4 | mV |
| DACOUT Differential Nonlinearity (Note 1) |  | DAC Code = 01 to FF hex, DAC guaranteed monotonic | -1 |  | +1 | LSB |
| DACOUT Load Regulation |  | DAC code $=0$ F to FF hex, source or sink $50 \mu \mathrm{~A}$ | -1 |  | +1 | mV |
| Switching Frequency | fosc |  | 240 |  | 360 | kHz |
| DIGITAL INPUTS (DIN, SCLK, $\overline{\mathbf{C S}}$ ) |  |  |  |  |  |  |
| Input Low Voltage |  |  |  |  | 0.6 | V |
| Input High Voltage |  |  | 1.4 |  |  | V |
| DIGITAL OUTPUT ( $\overline{\mathbf{C L}})$ |  |  |  |  |  |  |
| Output Low Voltage |  | ISINK $=1 \mathrm{~mA}$ |  |  | 0.1 | V |
| Output High Voltage |  | ISOURCE $=0.5 \mathrm{~mA}$ | VIN -0.5 |  |  | V |
| SPI TIMING (FIGURE 5) |  |  |  |  |  |  |
| SCLK Clock Frequency | fsCLK |  |  |  | 2 | MHz |
| SCLK Low Period | tCL |  | 125 |  |  | ns |
| SCLK High Period | tch |  | 125 |  |  | ns |
| Data Hold Time | tDH |  | 0 |  |  | ns |
| Data Setup Time | tDS |  | 125 |  |  | ns |
| $\overline{\mathrm{CS}}$ Assertion to SCLK Rising Edge Setup Time | tcsso |  | 200 |  |  | ns |
| $\overline{\mathrm{CS}}$ Deassertion to SCLK Rising Edge Setup Time | tCSS1 |  | 200 |  |  | ns |
| SCLK Rising Edge to $\overline{C S}$ Deassertion | tCSH1 |  | 200 |  |  | ns |
| SCLK Rising Edge to $\overline{\mathrm{CS}}$ Assertion | tCSHO |  | 200 |  |  | ns |
| $\overline{\mathrm{CS}}$ High Period | tcsw |  | 300 |  |  | ns |

Note 1: DACOUT = DAC code $\times(1.25 \mathrm{~V} / 256)+1.25 \mathrm{~V} / 256$.
Note 2: Specifications to $-40^{\circ} \mathrm{C}$ are guaranteed by design and not production tested.
$\qquad$

# Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply 

## Typical Operating Characteristics

$\left(\mathrm{V}\right.$ IN $=5 \mathrm{~V}$, Circuit of Figure 2, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted $)$


SWITCHING WAVEFORM WITH LC FILTER


VFB vs. TEMPERATURE


OUTPUT VOLTAGE STEP-UP



DUTPUT VOLTAGE STEP


20ms/div

# Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | SCLK | DAC Serial Clock Input |
| 2 | DIN | DAC Serial Data Input |
| 3 | $\overline{\mathrm{CL}}$ | Current-Limit Indicator Flag. $\overline{\mathrm{CL}}=0$ indicates that the part is in current limit. Logic high level = VIN. |
| 4 | CS+ | Current-Limit Plus Sense Input. Connect a resistor from CS+ to CS- in series with the output. The differential <br> threshold is 2V. CS+ has typically $1 \mathrm{M} \Omega$ resistance to ground. |
| 5 | CS- | Current-Limit Minus Sense Input. CS- has typically $1 \mathrm{M} \mathrm{\Omega}$ resistance to ground. |
| 6 | DACOUT | Internal DAC Output. Generates a control voltage for adjustable output operation. DACOUT can source or <br> sink 50 $\mu \mathrm{A}$. |
| 7 | FB | Feedback input. Connect to a resistive voltage-divider between the output voltage (VOUT) and FB to set the <br> output voltage. The feedback set point is 1.25V. |
| 8 | COMP | Compensation Pin. Compensates the DC-DC converter control loop with a series RC to GND. COMP is <br> actively discharged to ground during shutdown or undervoltage conditions. |
| 9 | GND | Ground |
| 10 | GATE | Gate-Driver Output for External N-FET |
| 11 | VIN | IC Supply Voltage (2.7V to 5.5V). Bypass VIN with a 1 $\mu \mathrm{F}$ or greater ceramic capacitor. |
| 12 | $\overline{\mathrm{CS}}$ | DAC Chip-Select Input |

## Detailed Description

## Fixed Frequency PWM

The MAX1932 uses a constant frequency, PWM, controller architecture. This controller sets the switch ontime and drives an external N -channel MOSFET (see Figure 1). As the load varies, the error amplifier sets the inductor peak current necessary to supply the load and regulate the output voltage.

Output Current Limit
The MAX1932 uses an external resistor at CS+ and CSto sense the output current (see Figure 2). The typical current-limit threshold is 2 V . CL is designed to help find the optimum APD bias point by going low to indicate when the APD reaches avalanche and that current limit has been activated. To minimize noise, $\overline{\mathrm{CL}}$ only changes state on an internal oscillator edge.

## Output ControI DAC

An internal digital-to-analog converter can be used to control the output voltage of the DC-DC converter (Figure 2). The DAC output is changed through an SPITM serial interface using an 8 -bit control byte. On power-up, the DAC defaults to FF hex ( 1.25 V ), which corresponds to a minimum boost converter output voltage.
Alternately, the output voltage can be set with external resistors, an external DAC, or a voltage source. Output span and offset are independently settable with exter-
SPI is a trademark of Motorola, Inc.
nal resistors. See the Applications Information section for output control equations.

## SPI Interface/Shutdown

Use an SPI-compatible 3-wire serial interface with the MAX1932 to control the DAC output voltage and to shut down the MAX1932. Figures 4 and 5 show timing diagrams for the SPI protocol. The MAX1932 is a write-only device and uses $\overline{\mathrm{CS}}$ along with SCLK and DIN to communicate. The serial port is always operational when the device is powered. To shut down the DC-DC converter portion only, update the DAC registers to 00 hex.

## Applications Information

## Voltage Feedback Sense Point

Feedback can be taken from in front of, or after, the cur-rent-limit sense resistor. The current-limit sense resistor forms a lowpass filter with the output capacitor. Taking feedback after the current-limit sense resistor (see Figure 2), optimizes the output voltage accuracy, but requires overcompensation, which slows down the control loop response. For faster response, the feedback can be taken from in front of the current-sense resistor (see Figure 3). This configuration however, makes the output voltage more sensitive to load variation and degrades output accuracy by an amount equal to the load current times the current-sense resistor value.

# Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply 

## Output and DAC Adjustments Range

Many biasing applications require an adjustable output voltage, which is easily obtained using the MAX1932's DAC output (Figure 2).
The DAC output voltage is given by the following equation:

$$
\mathrm{V}_{\text {DACOUT }}=\operatorname{CODE} \times\left(\frac{1.25 \mathrm{~V}}{256}\right)+\left(\frac{1.25 \mathrm{~V}}{256}\right)
$$

On power-up, DACOUT defaults to FF hex or 1.25 V , which corresponds to the minimum VOUT output voltage.
The voltage generated at DACOUT is coupled to FB through R6. DACOUT can sink only $50 \mu \mathrm{~A}$ so:

$$
R 6 \geq \frac{1.25 \mathrm{~V}}{50 \mu \mathrm{~A}}
$$

Select the minimum output voltage (VOUTFF), and the maximum output voltage (VOUT01) for the desired adjustment range. R5 sets the adjustment span using the following equation:
R5 = (VOUTFF - VOUT01) (R6/1.25V)

R8 sets the minimum output of the adjustment range with the following equation:

$$
\mathrm{R} 8=(1.25 \mathrm{~V} \times \mathrm{R} 5) /(\mathrm{VOUTFF})
$$

## Setting the Output Voltage without the DAC

Adjust the output voltage by connecting a voltagedivider from the output (VOUT) to FB (Figure 2 with R6 omitted). Select R8 between $10 \mathrm{k} \Omega$ to $50 \mathrm{k} \Omega$. Calculate R5 with the following equation:

$$
\mathrm{R} 5=\mathrm{R} 8\left(\frac{\mathrm{VOUT}}{1.25 \mathrm{~V}}-1\right)
$$

## Inductor Selection

Optimum inductor selection depends on input voltage, output voltage, maximum output current, switching frequency, and inductor size. Inductors are typically specified by their inductance (L), peak current (IPK), and resistance (LR).

The inductance value is given by:

$$
L=\frac{\left(V_{I N}\right)^{2} \times D^{2} \times T \times \eta}{2 \mathrm{l}_{\mathrm{OUT}}(\mathrm{MAX}) \times \mathrm{V}_{\mathrm{OUT}}}
$$

where VIN is the input voltage, IOUT(MAX) is the maximum output current delivered, VOUT is the output voltage, and $T$ is the switching period ( $3.3 \mu \mathrm{~s}$ ), $\eta$ is the estimated power conversion efficiency, and D is the maximum duty cycle:

$$
\mathrm{D}<(\text { VOUT - VIN }) \text { /Vout up to a maximum of } 0.9
$$

Since the L equation factors in efficiency, for inductor calculation purposes, an $\eta$ of 0.5 to 0.75 is usually suitable.
For example, with a maximum DC load current of 2.5 mA , a 90 V output, $\mathrm{V} / \mathrm{N}=5 \mathrm{~V}, \mathrm{D}=0.9, \mathrm{~T}=3.3 \mu \mathrm{~s}$, and $\eta$ estimated at 0.75 , the above equation yields an $L$ of $111 \mu \mathrm{H}$, so $100 \mu \mathrm{H}$ would be a suitable value.
The peak inductor current is given by:

$$
I_{P K}=\frac{V_{I N} \times D \times T}{L}
$$

These are typical calculations. For worst case, refer to the article titled "Choosing the MAX1932 External Indicator, Diode, Current Sense Resistor, and Output Filter Capacitor for Worst Case Conditions" located on the Maxim website in the Application Notes section (visit www.maxim-ic.com/an1805).

## External Power-Transistor Selection

An N-FET power switch is required for the MAX1932. The N-FET switch should be selected to have adequate onresistance with the MOSFET VGS $=\operatorname{VIN}(M / 1)$. The breakdown voltage of the N-FET must be greater than VOUT.
For higher-current output applications (such as 5 mA at 90V), SOT23 high-voltage low-gate-threshold N-FETs may not have adequate current capability. For example, with a 5 V input, a $90 \mathrm{~V}, 5 \mathrm{~mA}$ output requires an inductor peak of 240 mA . For such cases it may be necessary to simply parallel two N-FETs to achieve the required current rating. With SOT23 devices this often results in smaller and lower cost than using a larger N-FET device.

## Diode Selection

The output diode should be rated to handle the output voltage and the peak switch current. Make sure that the diode's peak current rating is at least IPK and that its breakdown voltage exceeds Vout. Fast reverse recovery time ( $t_{r r}<10 n s$ ) and low junction capacitance

## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply

( $<10 \mathrm{pF}$ ) are recommended to minimize losses. A smallsignal silicon switching diode is suitable if efficiency is not critical.

## Output Filter Capacitor Selection

The output capacitors of the MAX1932 must have high enough voltage rating to operate with the VOUT required. Output capacitor effective series resistance (ESR) determines the amplitude of the high-frequency ripple seen on the output voltage. In the typical application circuit, a second RC formed by R1 and C3 further reduces ripple.

## Input Bypass Capacitor Selection

The input bypass capacitor reduces the peak currents drawn from the voltage source and reduces noise caused by the MAX1932's switching action. The input source impedance determines the size of the capacitor required at the input (VIN). A low ESR capacitor is recommended. A $1 \mu \mathrm{~F}$ ceramic capacitor is adequate for most applications. Place the bypass capacitor as close as possible to the VIN and GND pins.

## Current-Sense Resistor Selection

Current limit is used to set the maximum delivered output current. In the typical application circuit, MAX1932 is designed to current limit at:

$$
R 1=\frac{2 V}{\text { LIMIT }}
$$

Note that lLIMIT must include current drawn by the feedback divider (if sensing feedback after R1) and the input current of CS-.

## Stability and Compensation Component Selection

Compensation components, R7 and C4, introduce a pole and a zero necessary to stabilize the MAX1932 (see Figure 6). The dominant pole, POLE1, is formed by the output impedance of the error amplifier (REA) and C4. The R7/C4 zero, ZERO1, is selected to cancel the pole formed by the output filter cap C3 and output load RLD, POLE2. The additional pole of R1/C3, POLE3, should be at least a decade past the crossover frequency to not affect stability:
POLE1 $($ dominant pole $)=1 /(2 \pi \times$ REA $\times$ C4 $)$
ZERO1 (integrator zero) $=1 /(2 \pi \times R 7 \times C 4)$
POLE2 (output load pole) $=\mathrm{K} 1 /(2 \pi \times$ RLD $\times(\mathrm{C} 2+\mathrm{C} 3))$
POLE3 (output filter pole) $=1 /(2 \pi \times \mathrm{R} 1 \times \mathrm{C} 3)$
The DC open-loop gain is given by:

$$
\mathrm{AOL}=\mathrm{K} 2 \times \mathrm{Gm} \times \mathrm{REA}
$$

where REA $=310 \mathrm{M} \Omega$,
$g_{M}=110 \mu \mathrm{~S}$,
RLD is the parallel combination of feedback network and the load resistance.

$$
\begin{aligned}
& \mathrm{K} 1=\frac{2 \times \mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{IN}}} \\
& \mathrm{~K} 2=\frac{\mathrm{V}_{\text {FB }} \text { (Volts) }}{0.75 \text { (Volts) }} \times \frac{2 \times \mathrm{V}_{\text {IN }}}{2 \times \mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\text {IN }}} \times \\
& \left(\sqrt{\left(\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\mathrm{IN}}}\right) \frac{R_{\mathrm{LD}} \times \mathrm{T} \text { (second) }}{2 \times L \text { (Henries) }}}\right)
\end{aligned}
$$

A properly compensated MAX1932 results in a gain vs. frequency plot that crosses OdB with a single pole slope (20dB per decade). See Figure 6.
Table 1 lists suggested component values for several typical applications.

## Further Noise Reduction

The current-limit sense resistor is typically used as part of an output lowpass filter to reduce noise and ripple. For further reduction of noise, an LC filter can be added as shown in Figure 7. Output ripple and noise with and without the LC filter are shown in the Typical Operating Characteristics. If a post LC filter is used, it is best to use a coil with fairly large resistance (or a series resistor) so that ringing at the response peak of the LC filter is damped. For a $330 \mu \mathrm{H}$ and $1 \mu \mathrm{~F}$ filter, $22 \Omega$ accomplishes this, but a resistor is not needed if the coil resistance is greater than $15 \Omega$.

## Output Accuracy and Feedback Resistor Selection

 The MAX1932 features 0.5\% feedback accuracy. The total voltage accuracy of a complete APD bias circuit is the sum of the FB set-point accuracy, plus resistor ratio error and temperature coefficient. If absolute accuracy is critical, the best resistor choice is an integrated network with specified ratio tolerance and temperature coefficient. If using discrete resistors in high-accuracy applications, pay close attention to resistor tolerance and temperature coefficients.
## Temperature Compensation

APDs exhibit a change in gain as a function of temperature. This gain change can be compensated with an appropriate adjustment in bias voltage. For this reason it may be desirable to vary the MAX1932 output voltage as a function of temperature. This can be done in soft-

## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply

Table 1. Compensation Components for Typical Circuits (Figure 2)

| Vin, Vout, Iout(max) | INDUCTOR L1 <br> $(\mu \mathrm{H})$ | $\begin{aligned} & \text { CSNS } \\ & \text { C2 }(\mu \mathrm{F}) \end{aligned}$ | RsNS R1 ( $\Omega$ ) | Cout <br> C3 ( $\mu \mathrm{F}$ ) | Rcomp <br> R7 (k $\Omega$ ) | Ccomp C4 ( $\mu \mathrm{F}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $5 \mathrm{~V}_{\text {IN }}, 40-90 \mathrm{~V}_{\text {OUT }}$ at 2.5 mA | 100 | 0.047 | 806 | 0.1 | 20 | 0.22 |
| $5 \mathrm{VIN}, 20-60 \mathrm{~V}$ OUT at 2.5 mA | 150 | 0.10 | 806 | 0.047 | 15 | 0.22 |
| $5 \mathrm{VIN}, 20-60 \mathrm{~V}_{\text {OUT }}$ at 5 mA | 82 | 0.22 | 392 | 0.10 | 10 | 0.47 |
| $3 \mathrm{~V}_{\text {IN }}, 40-90 \mathrm{~V}_{\text {OUT }}$ at 2.5 mA | 33 | 0.047 | 806 | 0.1 | 20 | 0.22 |
| $3 \mathrm{~V}_{\text {IN }}, 4.5-15 \mathrm{~V}_{\text {OUT }}$ at 2.5 mA | 220 | 0.47 | 806 | 0.01 | 7.5 | 0.47 |

ware by the system through the on-chip DAC, but can also be accomplished in hardware using an external thermistor or IC temperature sensor. Figure 8 shows how an NTC thermistor can be connected to make the bias voltage increase with temperature.

PC Board Layout and Grounding Careful PC board layout is important for minimizing ground bounce and noise. In addition, keep all connections to FB as a short as possible. In particular, locate feedback resistors (R5, R6, and R8) as close to FB as possible. Use wide, short traces to interconnect large current paths for N1, D1, L1, C1, C2. Do not share these connections with other signal paths. Refer to the MAX1932 EV kit for a PC board layout example.

## Chip Information

TRANSISTOR COUNT: 1592
PROCESS: BICMOS

## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply



Figure 1. Functional Diagram

## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply



Zع6मXVW

Figure 2. Typical Operating Circuit


Figure 3. Taking Feedback Ahead of Output Filter


Figure 4. Serial Interface Timing Diagram

## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply



Figure 5. Detailed Serial Interface Timing Diagram

## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply



Figure 6. Loop Response

## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply



Figure 7. Adding a Post LC Filter


Figure 8. Adding an NTC Thermistor for Hardware Temperature Compensation; Output Voltage Increases with Temperature Rise

# Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply 

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## Digitally Controlled, 0.5\% Accurate, Safest APD Bias Supply

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| CDMMDN DIMENSIDNS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG | 12L $4 \times 4$ |  |  | 16L $4 \times 4$ |  |  | 20L $4 \times 4$ |  |  | 24L $4 \times 4$ |  |  | 28L $4 \times 4$ |  |  |
| REF. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 |
| A2 | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  |
| b | 0.25 | 0.30 | 0.35 | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.18 | 0.23 | 0.30 | 0.15 | 0.20 | 0.25 |
| D | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| E | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| e | 0.80 BSC. |  |  | 0.65 BSC. |  |  | 0.50 BSC . |  |  | 0.50 BSC . |  |  | 0.40 BSC. |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - |
| L | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.30 | 0.40 | 0.50 |
| N | 12 |  |  | 16 |  |  | 20 |  |  | 24 |  |  | 28 |  |  |
| ND | 3 |  |  | 4 |  |  | 5 |  |  | 6 |  |  | 7 |  |  |
| NE | 3 |  |  | 4 |  |  | 5 |  |  | 6 |  |  | 7 |  |  |
| Vedec | VGGB |  |  | WGGC |  |  | WGGD-1 |  |  | WGGD-2 |  |  | WGGE |  |  |


| EXPDSED PAD |  |  |  |  |  |  | VARIATIDNS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. <br> CIDES | D2 |  |  | E2 |  |  |  |  |  |  |  |
|  | MIN. | NDM. | MAX. | MIN. | NOM. | MAX. | ALLDS |  |  |  |  |
| T1244-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |  |  |  |  |
| T1244-4 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |  |  |  |  |
| T1644-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |  |  |  |  |
| T1644-4 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |  |  |  |  |
| T2044-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |  |  |  |  |
| T2044-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |  |  |  |  |
| T2444-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |  |  |  |  |
| T2444-3 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 | YES |  |  |  |  |
| T2444-4 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 | ND |  |  |  |  |
| T2844-1 | 2.50 | 2.60 | 2.70 | 2.50 | 2.60 | 2.70 | ND |  |  |  |  |

NOTES:

1. DIMENSIONING \& TOLERANCING CONFORN TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MLLIMETERS. ANGLES ARE IN DEGREES.
3. $N$ IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL \#1 DENTIIER AND TERUINLL NUMBERING CONENTION SHALL CONFORM TO

JESO 95-1 SPP-012. DETALS OF TERMNL \&1 IDENTFIER ARE OPTONLL, BUT NUST 日E LOCATED WTHIN

S. OMMENSION b APPLES TO METALLIZED TERNINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
C. nd and ne refer to the number of terminus on each d and e side respectively.
7. DEPOPLLATION IS POSSIILE $\mathbb{N}$ A STMMETRICAL FASHION.
8. COPLANARITY APPLES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC NO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1.
$\triangle$ marking is for package orientation reference only.
11. COPLANARTY SHALL NOT EXCEED 0.08 mm
12. WARPAGE SHALL NOT EXCEEND 0.10 mm
43. lead centerlines to be at true postion as defned by basic dimension "e", 00.05 .
14. NUMBER OF LEADS SHOWN ARE FOR REEERENCE ONLY
-dRAWING NDT TO SCALE-

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| THTLE PACKAGE OUTLINE <br> $12,16,20,24,28 \mathrm{~L}$ THIN QFN, $4 \times 4 \times 0.8 \mathrm{~mm}$ |  |  |  |
| $\ldots$ | Doculuit mival No. $21-0139$ | $\stackrel{\text { nev. }}{\text { E }}$ | 2/2 |

$\qquad$

