

CY7C1021B/ CY7C10211B

Features

- High speed
 - -t_{AA} = 10, 12, 15 ns
- CMOS for optimum speed/power
- Low active power
 - —825 mW (max.)
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in 44-pin TSOP II and 400-mil SOJ

Functional Description

The CY7C1021B/10211B is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈), is


64K x 16 Static RAM

written into the location specified <u>on the</u> address pins (A_0 through A_{15}). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A_0 through A_{15}).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O₁ through I/O₁₆) are placed in <u>a</u> high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1021B/10211B is available in standard 44-pin TSOP Type II and 400-mil-wide SOJ packages. Customers should use part number CY7C10211B when ordering parts with 10ns t_{aa} , and CY7C1021B when ordering 12 and 15ns t_{aa} .



Selection Guide

| | | 7C10211B-10 | 7C1021B-12 | 7C1021B-15 |
|-----------------------------------|------------|-------------|------------|------------|
| Maximum Access Time (ns) | Commercial | 10 | 12 | 15 |
| Maximum Operating Current (mA) | Commercial | 150 | 140 | 130 |
| Maximum CMOS Standby Current (mA) | Commercial | 10 | 10 | 10 |
| | L | 0.5 | 0.5 | 0.5 |

Cypress Semiconductor Corporation Document #: 38-05145 Rev. ** 3901 North First Street • San Jose • CA 95134 • 408-943-2600 Revised September 6, 2001



Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.) $\label{eq:stable}$

| Storage Temperature65°C to +150°C |
|--------------------------------------------------------------------------------------------|
| Ambient Temperature with Power Applied55°C to +125°C |
| Supply Voltage on V_{CC} to Relative $GND^{[1]}$ –0.5V to +7.0V |
| DC Voltage Applied to Outputs |
| DC Voltage Applied to Outputs in High Z State $^{[1]}$ 0.5V to $V_{CC}\text{+}0.5\text{V}$ |
| DC Input Voltage ^[1] 0.5V to V _{CC} +0.5V |

Electrical Characteristics Over the Operating Range

| Current into Outputs (LOW) 20 | | | | |
|------------------------------------------------------------|--------|--|--|--|
| Static Discharge Voltage (per MIL-STD-883, Method 3015) | >2001V | | | |

Latch-Up Current......>200 mA

Operating Range

| Range | Ambient Temperature ^[2] | V _{cc} |
|------------|---------------------------------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |
| Industrial | –40°C to +85°C | 5V ± 10% |


| | | Test | | 7C10211B-10 | | 7C1021B-12 | | 7C1021B-15 | | |
|------------------|------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|---|-------------|------|------------|------|------------|------|------|
| Parameter | Description | Conditions | | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| V _{OH} | Output HIGH Voltage | $V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$ | | 2.4 | | 2.4 | | 2.4 | | V |
| V _{OL} | Output LOWV _{CC} = Min.,VoltageI _{OL} = 8.0 mA | | | | 0.4 | | 0.4 | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 2.2 | 6.0 | 2.2 | 6.0 | 2.2 | 6.0 | V |
| V _{IL} | Input LOW Voltage ^[1] | | | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| I _{IX} | Input Load Current | $GND \leq V_I \leq V_{CC}$ | | -1 | +1 | -1 | +1 | -1 | +1 | μA |
| I _{OZ} | Output Leakage Current | ge Output Disabled | | -1 | +1 | -1 | +1 | -1 | +1 | μA |
| I _{OS} | Output Short Circuit Current ^[3] | V _{CC} = Max., V _{OUT} = GND | | | -300 | | -300 | | -300 | mA |
| I _{CC} | V _{CC} Operating Supply Current | $V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$ | | | 150 | | 140 | | 130 | mA |
| I _{SB1} | Automatic CE Power-Down Current —TTL Inputs | $\begin{array}{l} \underline{Max.} \ V_{CC}, \\ \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \ or \\ V_{IN} \leq V_{IL}, \\ f = f_{MAX} \end{array}$ | | | 40 | | 40 | | 40 | mA |
| I _{SB2} | Automatic CE | Max. V _{CC} , | | | 10 | | 10 | | 10 | mA |
| | Power-Down Current —CMOS Inputs | $\begin{tabular}{l} \hline CE \ge & \\ V_{CC} - 0.3V, V_{IN} \ge & \\ V_{CC} - 0.3V, & \\ or V_{IN} \le 0.3V, f = & \\ 0 & \\ \hline \end{tabular}$ | L | | 0.5 | | 0.5 | | 0.5 | mA |



Capacitance^[4]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|-----------------------------------------|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 8 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 8 | pF |

AC Test Loads and Waveforms





Switching Characteristics^[5] Over the Operating Range

| | | 7C102 | 11B-10 | 7C102 | 21B-12 | 7C102 | 21B-15 | |
|-------------------|-------------------------------------|-------|--------|-------|--------|-------|--------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| READ CYCLE | • | • | 1 | | | | | 1 |
| t _{RC} | Read Cycle Time | 10 | | 12 | | 15 | | ns |
| t _{AA} | Address to Data Valid | | 10 | | 12 | | 15 | ns |
| t _{OHA} | Data Hold from Address Change | 3 | | 3 | | 3 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 10 | | 12 | | 15 | ns |
| t _{DOE} | OE LOW to Data Valid | | 5 | | 6 | | 7 | ns |
| t _{LZOE} | OE LOW to Low Z ^[6] | 0 | | 0 | | 0 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[6, 7] | | 5 | | 6 | | 7 | ns |
| t _{LZCE} | CE LOW to Low Z ^[6] | 3 | | 3 | | 3 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[6, 7] | | 5 | | 6 | | 7 | ns |
| t _{PU} | CE LOW to Power-Up | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down | | 10 | | 12 | | 15 | ns |
| t _{DBE} | Byte Enable to Data Valid | | 5 | | 6 | | 7 | ns |
| t _{LZBE} | Byte Enable to Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZBE} | Byte Disable to High Z | | 5 | | 6 | | 7 | ns |
| WRITE CYCLE | [8] | • | 1 | | | | | 1 |
| t _{WC} | Write Cycle Time | 10 | | 12 | | 15 | | ns |
| t _{SCE} | CE LOW to Write End | 8 | | 9 | | 10 | | ns |
| t _{AW} | Address Set-Up to Write End | 7 | | 8 | | 10 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 7 | | 8 | | 10 | | ns |
| t _{SD} | Data Set-Up to Write End | 5 | | 6 | | 8 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{LZWE} | WE HIGH to Low Z ^[6] | 3 | | 3 | | 3 | | ns |
| t _{HZWE} | WE LOW to High Z ^[6, 7] | | 5 | | 6 | | 7 | ns |
| t _{BW} | Byte Enable to End of Write | 7 | | 8 | | 9 | | ns |

Notes:

1.

 V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. T_A is the "Instant On" case temperature. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. Tested initially and after any design or process changes that may affect these parameters. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified 2. 3. 4. 5.


6.

7. 8.


 $I_{OL}/I_{OH} \text{ and } 30\text{-}pF \text{ load capacitance.}$ At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} for any given device. t_{HZOE} , t_{HZDE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



Switching Waveforms



Read Cycle No. 2 (OE Controlled)^[10, 11]



Notes:


Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} and/or $\overline{BHE} = V_{IL}$. \overline{WE} is HIGH for read cycle. Address valid prior to or coincident with \overline{CE} transition LOW. 9.

10. 11.




Switching Waveforms (continued)

Write Cycle No. 1 (\overline{CE} Controlled)^[12, 13]



Write Cycle No. 2 (BLE or BHE Controlled)




Notes:

12. Data I/O is high impedance if \overline{OE} or \overline{BHE} and/or $\overline{BLE} = V_{IH}$. 13. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)





Truth Table

| CE | OE | WE | BLE | BHE | 1/0 ₁ –1/0 ₈ | I/O ₉ –I/O ₁₆ | Mode | Power |
|----|----|----|-----|-----|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н | Х | Х | Х | Х | High Z | High Z | Power-Down | Standby (I _{SB}) |
| L | L | Н | L | L | Data Out | Data Out | Read - All bits | Active (I _{CC}) |
| | | | L | Н | Data Out | High Z | Read - Lower bits only | Active (I _{CC}) |
| | | | Н | L | High Z | Data Out | Read - Upper bits only | Active (I _{CC}) |
| L | Х | L | L | L | Data In | Data In | Write - All bits | Active (I _{CC}) |
| | | | L | Н | Data In | High Z | Write - Lower bits only | Active (I _{CC}) |
| | | | Н | L | High Z | Data In | Write - Upper bits only | Active (I _{CC}) |
| L | Н | Н | Х | Х | High Z | High Z | Selected, Outputs Disabled | Active (I _{CC}) |
| L | Х | Х | Н | Н | High Z | High Z | Selected, Outputs Disabled | Active (I _{CC}) |




Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|------------------|-----------------|------------------------------|--------------------|
| 10 | CY7C10211B-10VC | V34 | 44-Lead (400-Mil) Molded SOJ | Commercial |
| | CY7C10211B-10ZC | Z44 | 44-Lead TSOP Type II | Commercial |
| | CY7C10211BL-10ZC | Z44 | 44-Lead TSOP Type II | Commercial |
| 12 | CY7C1021B-12VC | V34 | 44-Lead (400-Mil) Molded SOJ | Commercial |
| | CY7C1021B-12VI | V34 | 44-Lead (400-Mil) Molded SOJ | Industrial |
| | CY7C1021BL-12VC | V34 | 44-Lead (400-Mil) Molded SOJ | Commercial |
| | CY7C1021B-12ZC | Z44 | 44-Lead TSOP Type II | Commercial |
| | CY7C1021B-12ZI | Z44 | 44-Lead TSOP Type II | Industrial |
| | CY7C1021BL-12ZC | Z44 | 44-Lead TSOP Type II | Commercial |
| 15 | CY7C1021B-15VC | V34 | 44-Lead (400-Mil) Molded SOJ | Commercial |
| | CY7C1021B-15VI | V34 | 44-Lead (400-Mil) Molded SOJ | Industrial |
| | CY7C1021BL-15VC | V34 | 44-Lead (400-Mil) Molded SOJ | Commercial |
| | CY7C1021B-15ZC | Z44 | 44-Lead TSOP Type II | Commercial |
| | CY7C1021B-15ZI | Z44 | 44-Lead TSOP Type II | Industrial |
| | CY7C1021BL-15ZC | Z44 | 44-Lead TSOP Type II | Commercial |



Package Diagrams




44-Lead (400-Mil) Molded SOJ V34



Package Diagrams (continued)

44-Pin TSOP II Z44

DIMENSION IN MM (INCH) MAX MIN.



Document #: 38-05145 Rev. **

Page 10 of 11

© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Downloaded from Elcodis.com electronic components distributor



| Document Title: CY7C1021B / CY7C10211B 64K x 16 Static RAM Document Number: 38-05145 | | | | | | |
|-----------------------------------------------------------------------------------------|--------|----------|-----|-----------------------------------------------|--|--|
| REV. ECN NO. Date Orig. of Change Description of Change | | | | | | |
| ** | 109889 | 09/22/01 | SZV | Change from Spec number: 38-00951 to 38-05145 | | |
