

# CY7C1019B/ CY7C10191B

#### Features

- High speed
  - —t<sub>AA</sub> = 10, 12, 15 ns
- CMOS for optimum speed/power
- Center power/ground pinout
- Automatic power-down when deselected
- Easy memory expansion with CE and OE options
- Functionally equivalent to CY7C1019

#### **Functional Description**

The CY7C1019B/10191B is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{CE}$ ), an active LOW Output Enable ( $\overline{OE}$ ), and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


# 128K x 8 Static RAM

<u>Writing</u> to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0 \text{ through } I/O_7)$  is then written into the location specified on the address pins  $(A_0 \text{ through } A_{16})$ .

Reading from the device is accomplished by taking Chip Enable ( $\underline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in <u>a</u> high-impedance state when the <u>device</u> is deselected (CE HIGH), the <u>outputs</u> are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1019B/10191B is available in standard 32-pin TSOP Type II and 400-mil-wide SOJ packages. Customers should use part number CY7C10191B when ordering parts with 10 ns  $t_{AA}$ , and CY7C1019B when ordering 12 and 15 ns  $t_{AA}.$ 



Cypress Semiconductor Corporation • Document #: 38-05026 Rev. \*A

3901 North First Street
 San Jose
 CA 95134
 408-943-2600
 Revised August 13, 2002



### **Selection Guide**

		7C10191B-10	7C1019B-12	7C1019B-15
Maximum Access Time (ns)		10	12	15
Maximum Operating Current (mA)		150	140	130
Maximum Standby Current (mA)		10	10	10
	L	-	1	1

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)  $\label{eq:stable}$ 

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on $V_{CC}$ to Relative $GND^{[1]}$ –0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> –0.5V to $V_{CC}$ + 0.5V
in High Z State <sup>[1]</sup> –0.5V to $V_{CC}$ + 0.5V
DC Input Voltage <sup>[1]</sup> 0.5V to V <sub>CC</sub> + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

#### **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	v <sub>cc</sub>
Commercial	0°C to +70°C	$5V \pm 10\%$
Industrial	–40°C to +85°C	5V ± 10%

#### Electrical Characteristics Over the Operating Range

			7C101	91B-10	7C1019B-12		7C1019B-15		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1	+1	-1	+1	-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{CC},$ Output Disabled	-5	+5	-5	+5	-5	+5	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$		150		140		130	mA
I <sub>SB1</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$		40		40		40	mA
	Power-Down Current —TTL Inputs	$ \begin{vmatrix} V_{IN} \ge V_{IH} \text{ or} \\ V_{IN} \le V_{IL},  f = f_{MAX} \end{vmatrix} $		20		20		20	]
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,		10		10		10	mA
	Power-Down Current —CMOS Inputs	$\label{eq:constraint} \begin{array}{ c c c c c } \hline \hline CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ or \ V_{IN} \leq 0.3V, \ f = 0 \end{array}$		-		1		1	]

## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF

Notes:


1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.

2. T<sub>A</sub> is the "Instant On" case temperature.

3. Tested initially and after any design or process changes that may affect these parameters.



# AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT OUTPUT O-

#### Switching Characteristics<sup>[4]</sup> Over the Operating Range

		7C101	91B-10	7C1019B-12		7C1019B-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	<u>.</u>	•		•		•	•	_
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		10		12		15	ns
Write Cycle <sup>[7</sup>	7, 8]	•		•		•		_
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	8		9		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	5		6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		5		6		7	ns

Notes:

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance. 4.

5.

6.

The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and <u>hold</u> timing should be referenced to the leading edge of the signal that terminates the write. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ . 7.


8.




Parameter	Description	Conditions	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	No input may exceed V <sub>CC</sub> + 0.5V	2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC}}{CE} = V_{DR} = 2.0V,$ CE $\ge V_{CC} - 0.3V,$		300	μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time	$V_{\rm IN} \ge V_{\rm CC} - 0.3V$ or $V_{\rm IN} \le 0.3V$	0		ns
t <sub>R</sub>	Operation Recovery Time		200		μs

#### Data Retention Characteristics Over the Operating Range (L Version Only)


#### **Data Retention Waveform**



# **Switching Waveforms**



# Read Cycle No. 2 (OE Controlled)<sup>[10, 11]</sup>



#### Notes:

9. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .


10. WE is HIGH for read cycle.

11. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1 (CE Controlled)<sup>[12, 13]</sup>



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)<sup>[12, 13]</sup>




Notes:

- 12. Data I/O is high impedance if OE = V<sub>IH</sub>.
   13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
   14. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)<sup>[13]</sup>



### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
Х	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )


# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C10191B-10VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
12	CY7C1019B-12VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019B-12ZC	ZS32	32-Lead TSOP Type II	Commercial
15	CY7C1019B-15VC	V33	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019B-15VI	V33	32-Lead 400-Mil Molded SOJ	Industrial
	CY7C1019B-15ZC	ZS32	32-Lead TSOP Type II	Commercial
	CY7C1019B-15ZI	ZS32	32-Lead TSOP Type II	Industrial



# Package Diagrams


32-Lead (400-Mil) Molded SOJ V33





### Package Diagrams (continued)

32-Lead TSOP II ZS32



All product or company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Downloaded from Elcodis.com electronic components distributor



Document Title: CY7C1019B/CY7C10191B 128K x 8 Static RAM Document Number: 38-05026						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	109949	09/25/01	SZV	Change from Spec number: 38-01115 to 38-05026		
*A	116170	08/14/02	HGK	<ol> <li>SOJ (400-mil) package outline replacing incorrect SOJ package</li> <li>Pin for pin compatible with CY7C1019</li> <li>Industrial packages added to Ordering Information</li> </ol>		