## FAN7554

## Versatile PWM Controller

## Features

- Current mode control
- Pulse by pulse current limiting
- Low external components
- Under voltage lockout(UVLO): $9 \mathrm{~V} / 15 \mathrm{~V}$
- Stand-by current: typ. 100uA
- Power saving mode current: typ. 200uA
- Operating current: typ. 7 mA
- Soft start
- On/off control
- Over load protection(OLP)
- Over voltage protection(OVP)
- Over current protection(OCP)
- Over current limit(OCL)
- Operating frequency up to 500 kHz
- 1A totem-pole output current


## Applications

- Off-Line \& DC-DC converter


## Description

The FAN7554 is a fixed frequency current mode PWM controller. It is specially designed for off-line and DC to DC converter applications with minimal external components. These integrated circuits feature a trimmed oscillator for precise duty cycle control, a temperature compensated reference, an ON/OFF control, a high gain error amplifier, a current sensing comparator, and a high current totem-pole output. The FAN7554 has various protection functions such as an over load protection, an over current protection, and the over voltage protection, which include built-in auto restart circuit. The FAN7554 is available in the 8-DIP package as well as the 8 -SOP package.


## Internal Block Diagram



## Absolute Maximum Ratings

( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise specified )

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage | Vcc | 30 | V |
| Output current | IO | $\pm 1$ | A |
| Input voltage to FB pin | VFB | -0.3 to VSD | V |
| Input voltage to IS pin | VIS | -0.3 to Voc | V |
| Power dissipation at $\mathrm{TA} \leq 25^{\circ} \mathrm{C}$ 8-DIP <br> 8-SOP | PD | $\begin{aligned} & 0.85 \\ & 0.42 \end{aligned}$ | W |
| Operating temperature | TOPR | -25 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | TSTG | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance, junction-to-air (Note1) 8-DIP <br> 8-SOP | Reja | $\begin{aligned} & 147.8 \\ & 291.4 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Note:

1. Junction -to -air thermal resistance test environments.

- JESD51-2 : Integrated circuits thermal test method environmental conditions-natural convection (still air).
- JESD51-3 : Low effective thermal conductivity test board for leaded surface mount packages.
- JESD51-10 : Test boards for through-hole perimeter leaded package thermal measurements.


## Temperature Characteristics

$\left(-25^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Vref temperature stability | $\Delta$ VREF3 | $\pm 0.5$ | $\%$ |
| Fosc temperature stability | $\Delta$ FOSC2 | $\pm 5$ | $\%$ |

## PIN Array



## PIN Definitions

| Pin Number | Pin Name | Pin Function Description |
| :---: | :---: | :--- |
| 1 | FB | Inverting(-) input of pwm comparator, on/off control \& OLP sensing terminal. |
| 2 | S/S | Soft start |
| 3 | IS | Non-inverting(+) input of PWM comparator, OCL sensing terminal |
| 4 | Rt/Ct | Oscillator time constant(Rt/Ct) |
| 5 | GND | Ground |
| 6 | OUT | Output of gate driver |
| 7 | Vcc | Power supply |
| 8 | Vref | Output of 5V reference |

## Electrical Characteristics

( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=16 \mathrm{~V}, \mathrm{Rt}=10 \mathrm{k} \Omega, \mathrm{Ct}=3.3 \mathrm{nF}$ unless otherwise specified)

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| < REFERENCE SECTION > |  |  |  |  |  |  |
| Reference output voltage | VREF | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \operatorname{Iref}=1 \mathrm{~mA}$ | 4.90 | 5.00 | 5.10 | V |
| Line regulation | $\Delta V_{\text {REF1 }}$ | $\mathrm{Vcc}=12 \mathrm{~V} \sim 25 \mathrm{~V}$ | - | 6 | 20 | mV |
| Load regulation | $\Delta V_{\text {REF2 }}$ | Iref $=1 \mathrm{~mA} \sim 20 \mathrm{~mA}$ | - | 6 | 25 | mV |
| Short circuit output current | ISC | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | - | 0.1 | 0.18 | A |
| < OSCILLATOR SECTION > |  |  |  |  |  |  |
| Oscillation frequency | Fosc | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 45 | 50 | 55 | kHz |
| Frequency change with Vcc | $\Delta \mathrm{FOSC1}$ | $\mathrm{Vcc}=12 \mathrm{~V} \sim 25 \mathrm{~V}$ | - | 0.05 | 1.0 | \% |
| Ramp high voltage | VRH | - | - | 2.8 | - | V |
| Ramp low voltage | VRL | - | - | 1.2 | - | V |
| Discharge current | Idisch | VRT/CT $=3.3 \mathrm{~V}$ | 6.1 | - | 9.4 | mA |
| < PWM SECTION > |  |  |  |  |  |  |
| Sense threshold voltage | VTH(IS) | $\mathrm{V}_{\mathrm{FB}}=5 \mathrm{~V}$ | 0.8 | 1.0 | 1.2 | V |
| Feedback threshold voltage | V TH(FB) | $\mathrm{VIS}=0 \mathrm{~V}$ | 0.2 | 0.3 | 0.4 | V |
| Feedback source current | IFB | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}} / \mathrm{S}=5 \mathrm{~V}$ | - | 1.0 | - | mA |
| Max. duty cycle | D(MAX) | - | 92 | 95 | 98 | \% |
| Min. duty cycle | D(MIN) | - | - | - | 0 | \% |
| < PROTECTION SECTION > |  |  |  |  |  |  |
| Shutdown delay current | ISD | $4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{FB}} \leq \mathrm{V}_{\text {SD }}$ | 3.5 | 5 | 6.5 | uA |
| Shutdown feedback voltage | VSD | $\mathrm{V}_{\mathrm{FB}}>5 \mathrm{~V}$ | 5.4 | 6 | 6.6 | V |
| Over current protection | VOC | VIS $>1.5 \mathrm{~V}$, ton $>500 \mathrm{nS}$ | 1.6 | 2 | 2.4 | V |
| Over voltage protection | Vovp | - | 30 | 34 | 38 | V |
| < ON/OFF CONTROL SECTION > |  |  |  |  |  |  |
| Off mode sink current | ISINK | $\mathrm{V}_{\mathrm{FB}}<\mathrm{V}_{\text {TH }}(\mathrm{FB}), \mathrm{V}$ / $/ \mathrm{S}=5 \mathrm{~V}$ | - | 4 | - | mA |
| Off threshold voltage | VOFF | $\mathrm{VFB}^{\text {< }}$ VTH(FB) | 1.2 | 1.5 | 1.8 | V |
| < SOFT-START SECTION > |  |  |  |  |  |  |
| Soft start current | IS/S | $\mathrm{V}_{\mathrm{FB}}=5 \mathrm{~V}, \mathrm{~V}$ S/S $=0 \mathrm{~V}$ | - | 1.1 | - | mA |
| Soft start limit voltage | VLIM(S/S) | $\mathrm{Vcc}=16 \mathrm{~V}$ | - | 5.2 | - | V |
| <OUTPUT SECTION> |  |  |  |  |  |  |
| Low output voltage1 | VOL1 | $\mathrm{VCC}=18 \mathrm{~V}, \mathrm{lO}=50 \mathrm{~mA}$ | - | 0.15 | 0.4 | V |
| High output voltage1 | VOH1 | $\mathrm{VCC}=18 \mathrm{~V}, \mathrm{lO}=-50 \mathrm{~mA}$ | 13 | 15 | 17 | V |
| Low output voltage2 | VOL2 | $\mathrm{VCC}=18 \mathrm{~V}, \mathrm{lO}=200 \mathrm{~mA}$ | - | 1.5 | 2.5 | V |
| High output voltage2 | VOH 2 | $\mathrm{Vcc}=18 \mathrm{~V}$, $\mathrm{lo}=-200 \mathrm{~mA}$ | 12 | 14 | 16 | V |
| Rising time (Note1) | tR | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{CL}=1 \mathrm{nF}$ | - | 80 | - | ns |
| Falling time (Note1) | tF | $\mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{CL}=1 \mathrm{nF}$ | - | 40 | - | ns |
| <UVLO SECTION> |  |  |  |  |  |  |
| Start threshold voltage | VTH(ST) | - | 13.2 | 15 | 16.2 | V |
| Min. operating voltage | VOPR(M) | - | 8.2 | 9 | 10.2 | V |

Electrical Characteristics (Continued)
( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=16 \mathrm{~V}, \mathrm{Rt}=10 \mathrm{k} \Omega, \mathrm{Ct}=3.3 \mathrm{nF}$ unless otherwise specified)

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| <TOTAL STAND-BY CURRENT SECTION> | IST | - | - | 0.1 | 0.2 | mA |
| Start-up current | IOP | - | - | 7 | 10 | mA |
| Operating supply current | IOFF | VFB<VTH(FB),VSS/S<VOFF | - | 0.2 | 0.4 | mA |
| Off State current |  |  |  |  |  |  |

## Note:

1. These parameters, although guaranteed, are not $100 \%$ tested in production.

## Typical Perfomance Characteristics



Figure 1. Rt vs. Frequency


Figure 3. Ct vs. Duty


Figure 2. Ct vs. Dead Time


Figure 4. Cload vs. $\operatorname{Tr}$ \& Tf

## Typical Performance Characteristics(Continued)



Figure 5. Temperature vs. Start-up Current


Figure 7. Temperature vs. Reference Voltage


Figure 9. Temperature vs. Start Threshold Voltage


Figure 6. Temperature vs. Operating Supply Current


Figure 8. Temperature vs. Oscillation frequency


Figure 10. Temperature vs. Min. Operating Voltage

## Operation Description

The FAN7554 has all the basic features of the current mode SMPS control IC. Its basic configuration includes the UVLO with 6 V hysteresis, a band gap reference, the oscillator that can oscillate up to 500 kHz according to $\mathrm{R}_{\mathrm{t}} / \mathrm{C}_{\mathrm{t}}$ (connected externally), a PWM logic circuit , a gate driver, and the feedback circuit that has the current source and soft start function. The FAN7554 has various functions such as an over load protection, an over current protection, and an over voltage protection. The over load protection forces the FAN7554 to stop its operation if the load current is higher than the preset value. The protection circuit can also be prevented from operating during transient states by ensuring that a certain amount of the time passes before the protection circuit operates. The shutdown circuit is configured for an auto-restart, so the FAN7554 automatically restarts when Vcc drops to 9 V (stop voltage).

## Start-Up

The start-up circuit is made up of an under voltage lock out (UVLO), the protection for low voltage conditions, and the 5 V reference ( $V_{\text {ref }}$ ), which supplies bias voltage to the control circuit after start-up. The start voltage of the UVLO is 15 V , and the stop voltage after turn on is 9 V . It has a 6 V hysteresis. The minimum operating current for start-up threshold is typically 100 uA , and this can reduce the power dissipation on the start-up resistor. The Vref is composed of the band gap reference circuit with its superior temperature characteristics and supplies power to all the FAN7554 circuits and $R_{t} / C_{t}$, with the exceptions of the ULVO circuit and ON/OFF control circuit.


Figure 11. Low Current Start-Up \& Bandgap Reference Circuit


Figure 12. Start-Up \& Circuit Characteristics

## Soft Start

The SMPS output load usually contains a capacitive load component. During initial start-up, the output voltage increases at a fixed time constant because of this component. If the feedback loop, which controls the output voltage, was to start without the soft start circuit, the feedback loop would appear to be open during initial start-up, so, at start-up, the feedback voltage applied to the PWM comparator's inverting input (-) reaches its maximum value(1V).

During this time, the peak value of the drain current would stay at the maximum value, and the maximum power would be delivered to the secondary load side from the start. When the maximum power is delivered to the secondary side for this initial fixed time, the entire circuit is seriously stressed. The use of a soft start can avoid such stresses. At start-up, the soft start capacitor Cs is charged by 1 mA and 100 uA current sources.

The voltage of the inverting terminal of the PWM comparator increases to $1 / 3$ of the Cs voltage at a fixed time constant. Subsequently, the drain peak current is limited by the gradual increase in the Cs voltage and this causes the output voltage to increase smoothly. When the Cs voltage becomes greater than 3 V , the diode Ds turns off consequently, the feedback capacitor Cfb is charged by 1 mA and 5 uA current sources. This charge voltage determines the comparator's inverting voltage. Then, Cs voltage charges to 5 V by 100 uA current source. The soft start capacitor Cs is discharged when the UVLO good logic starts, so the soft start is repeated at re-start.


Figure 13. Soft Start Circuit \& Circuit Flow

## Oscillator

As shown in figure 14 , the oscillator frequency is programmed by values selected for timing components Rt and $\mathrm{C}_{\mathrm{t}}$. Capacitor $\mathrm{C}_{\mathrm{t}}$ is charged to almost 2.8 V through resistor Rt from the 5 V reference and discharged to 1.2 V by an internal current source. The oscillator generates the clock signal while the timing capacitor $\mathrm{C}_{\mathrm{t}}$ is discharged. The gate drive output becomes low during the clock time. Rt and $\mathrm{C}_{\mathrm{t}}$ selection determine the oscillator frequency and maximum duty cycle. Charge and discharge times can be calculated through the equations below.

Charging time : tc $=0.55 \times \mathrm{R}_{\mathrm{t}} \times \mathrm{C}_{\mathrm{t}}$
Discharging time : $\mathrm{td}=\mathrm{R}_{\mathrm{t}} \times \mathrm{C}_{\mathrm{t}} \times \ln \left[\left(0.0063 \times \mathrm{R}_{\mathrm{t}}-2.8\right) /\left(0.0063 \times \mathrm{R}_{\mathrm{t}}-3.8\right)\right]$
where the oscillator frequency : fosc $=(\mathrm{tc}+\mathrm{td})^{-1}( \pm 10 \%)$
When $R_{t}>5 \mathrm{k} \Omega$, fosc $=1 /\left(0.55 \times \mathrm{R}_{\mathrm{t}} \times \mathrm{C}_{\mathrm{t}}\right)=1.8 /\left(\mathrm{R}_{\mathrm{t}} \times \mathrm{C}_{\mathrm{t}}\right)$


Figure 14. Oscillator Circuit


Figure 15. Sawtooth \& Clock Waveform

## Feedback

As shown in figure16, the internal oscillator clock turns on the MOSFET. The feedback comparator operates to turn it off again, when the MOSFET current reaches a set value proportional to Vfb . The feedback capacitor Cfb is charged by the internal current sources , 1 mA and 5 uA , and is discharged by the secondary side photo-coupler to control the output voltage.


Figure 16. Feedback \& PWM Circuit

## Delayed Shutdown

During the normal operation, the feedback voltage is between $0 \sim 3 V$. If the output terminal overloads or an error happens to the feedback loop, the delayed shutdown circuit operates. When the feedback voltage is less than 3 V , the feedback capacitor is charged by current sources, 1 mA and 5 uA ; when the feedback voltage becomes greater than 3 V , the capacitor is charged by the $5 u \mathrm{~A}$ current source because diode D1 turns off. When the feedback voltage is less than 3 V , the charge slope becomes an exponential function and, when it is greater than 3 V , the charge slope becomes linear. When the feedback voltage reaches almost 6 V , the FAN7554 shuts down. The shut down circuit is configured for auto-restart, so it automatically restarts when Vcc reaches the under voltage 9 V .


Figure 17-A . Delayed Shutdown \& Feedback Circuit


Figure 17-B. Delayed Shutdown \& Feedback Waveform

## Gate Driver

The gate drive circuit has the totem-pole output configuration. The output has 1 A peak current and 200 mA average current drive ability.


Figure 18. Gate Drive Circuit

## ON/OFF Control

The FAN7554 is able to use the feedback pin for ON/OFF control by placing NPN transistor between the cathode of the KA431 and ground as shown in figure 19. When the transistor turns on, the current flows through the photo diode and saturates the photo transistor. As a result, the feedback voltage is dropped to zero. When the feedback voltage is below 0.3 V , the soft start voltage starts to discharge by connecting the internal resistor $1 \mathrm{k} \Omega$ in parallel with the external capacitor Cs. When the soft start voltage becomes less than 1.5 V , all the blocks in the FAN7554 are turned off, with the exceptions of the UVLO block and ON/OFF control block. The operation current is about 200uA. So the stand-by power is reduced and SMPS efficiency is improved. When the feedback voltage exceeds 0.3 V , the FAN7554 normally operates by turning on Vref block.


Figure 19. ON/OFF Control Circuit


Figure 20. ON-OFF Control Circuit Waveforms

## Protection Circuits

The FAN7554 has many built-in protection circuits that do not need additional components, providing reliability without cost increase. These protection circuits have the auto-restart configuration. In this configuration, the protection circuits reset when Vcc is below UVLO stop threshold ( 9 V ) and restarts when Vcc is above UVLO start threshold voltage ( 15 V )

## Over Voltage Protection

Abnormalities may occur in the SMPS secondary side feedback circuit. First, when the feedback pin is short to the ground, the feedback voltage is zero and the FAN7554 is unable to start switching. Second, when the feedback circuit is open, the secondary voltage generally becomes much greater than the rated voltage as the primary side continues to switch at the maximum current level. This may cause the blowing off the fuse or, in serious cases, fires. It is possible that the devices directly connected to the secondary output without a regulator could be destroyed. Even in these cases, the over voltage protection circuit operates. Since Vcc is proportional to the output, in an over voltage situation, it also will increase. In the FAN7554, the protection circuit operates when Vcc exceeds 34V. Therefore ,in normal operation, Vcc must be set below 34V.

## Over Load Protection

An overload is the state in which the load is operating normally but in excess of the preset load. The overload protection circuit can force the FAN7554 to stop its operation. The protection can also operate in transient states such as initial SMPS operation. Because the transient state returns to the normal state after a fixed time, the protection circuit need not to operate during this time. That is, the FAN7554 needs the time to detect and decide whether it is an overload condition or not. The protection circuit can be prevented from operating during transient states by ensuring that a certain amount of time passes before the protection circuit operates. The above operations are executed as follows: Since the FAN7554 adopts a current mode, it is impossible for current to flow above a maximum level. For a fixed input voltage, this limits power. Therefore, if the power at the output exceeds this maximum, Vo, shown in figure21, becomes less than the set voltage, and the KA431pulls in only the given minimum current. As a result, the photo-coupler's secondary side current becomes zero. The same goes for the photo-coupler's primary side current. Consequently, when the full current 1 mA flows through the internal resistor $(2 R+R=3 R)$, Vfb becomes approximately 3 V and from that time, the 5 uA current source begins to charge Cfb , the photo-coupler's secondary current is almost zero. The FAN7554 shuts down when Vfb reaches 6V.


Figure 21. Delayed Shutdown

FAN7554 Flyback Converter Demo Circuit (Fsw:100kHz)


Part List For FAN7554 Flyback Converter Demo Board

| Part | Value | Note | Part | Value | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FUSE |  |  | CAPACITOR |  |  |
| FUSE | 250 2A | - | C101 | 100nF/ 275V | Box Capacitor |
| NTC |  |  | C102 | 100nF/ 275V | Box Capacitor |
| NTC | 5D-11 | - | C103 | 470nF/ 400WV | Electrolytic |
| RESISTOR |  |  | C104 | 103/ 1kV | Film Capacitor |
| R101 | 330 k , | 1W | C105 | 104 | Ceramic |
| R102 | - | - | C106 | 1uF/ 10V | Electrolytic |
| R103, R104 | $100 \mathrm{k} \Omega$ | 1W | C107 | 101 | Ceramic |
| R105 | $22 \Omega$ | - | C108 | 122 | Ceramic |
| R106 | $4.7 \mathrm{k} \Omega$ | - | C109 | 22uF/ 50V | Electrolytic |
| R107 | $12 \mathrm{k} \Omega$ | - | C201 | 330uF | Electrolytic |
| R108 | $10 \Omega$ | - | C202 | 330uF | Electrolytic |
| R109 | $1 \mathrm{k} \Omega$ | - | C203 | 104 | Ceramic |
| R110 | $0.5 \Omega$ | 2W | C301 | - | - |
| R201 | $1 \mathrm{k} \Omega$ | - | C302 | - | - |
| R202 | $1 \mathrm{k} \Omega$ | - |  |  |  |
| R203 | $4.7 \mathrm{k} \Omega$ | - | INDUCTOR |  |  |
| R204 | $1.2 \mathrm{k} \Omega$ | - | LF101 | 30 mH | - |
| R205 | - | - | L201 | 6.4uH | - |
| MOSFET |  |  | DIODE |  |  |
| Q101 | FQP6N70 | Fairchild | D201 | MBRF10100CT | - |
| IC |  |  | D101 | UF4007 | Fairchild |
| IC101 | FAN7554 | Fairchild | D102 | 1N4148 | - |
| IC201 | KA431 | Fairchild | D103 | UF4004 | Fairchild |
| IC301 | Opto-coupler | Fairchild | BD | G3SBA60 | - |

## Transformer Specification



## Winding Specification

| No. | Pin(S $\rightarrow \mathbf{F})$ | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| NP | $1 \rightarrow 3$ | $0.35 \phi \times 1$ | 44 | - |
| N12V | $7 \rightarrow 11$ | $0.35 \phi \times 4$ | 12 | - |
| NP | $1 \rightarrow 3$ | $0.35 \phi \times 1$ | 44 | - |
| NB | $5 \rightarrow 4$ | $0.35 \phi \times 1$ | 13 | - |

## Electrical Characteristic

| Closure | Pin | Spec. | Remarks |
| :--- | :---: | :---: | :---: |
| Inductance | $1-3$ | $400 \mathrm{uH} \pm 10 \%$ | $100 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakagel | $1-3$ | 10 uH MAX. | $2^{\text {nd }}$ All short |

FAN7554 forward converter demo circuit ( fsw:100kHz)


## Part List For FAN7554 Forward Converter Demo Board

| Part | Value | Note | Part | Value | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FUSE |  |  | CAPACITOR |  |  |
| FUSE | 250 2A | - | C101 | 470nF/ 275V | Box Capacitor |
| NTC |  |  | C102, C103 | 470nF/ 400WV | Electrolytic |
| RT101 | DSC 10D-11 | - | C104 | 223/630V | Film |
| RESISTOR |  |  | C105 | 33uF/ 35V | Film Capacitor |
| R101 | $330 \mathrm{k} \Omega$ | 1W | C106 | 104 | Ceramic |
| R102 | - | - | C107 | 1uF/ 35V | Electrolytic |
| R103, R104 | $56 \mathrm{k} \Omega$ | 1W | C108 | 101 | Ceramic |
| R105, R106 | $220 \mathrm{k} \Omega$ | 1W | C109 | 122 | Ceramic |
| R107 | $10 \Omega$ | - | C110 | 272 | Film |
| R108 | $20 \Omega$ | - | C111 | 333 | Film |
| R109 | $4.7 \mathrm{k} \Omega$ | - | C201, C202 | 1000uF/ 35V | Electrolytic |
| R110 | $1.2 \mathrm{k} \Omega$ | - | C203 | 330uF/ 16V | Electrolytic |
| R111 | 0.5 $/ / / 0.5 \Omega / / 0.5 \Omega$ | 2W | C204 | 2200uF/ 16V | Electrolytic |
| R112 | $1 \mathrm{k} \Omega$ | - | C205 | 104 | Ceramic |
| R113 | $12 \mathrm{k} \Omega$ | - | C301, C302 | 332/ 1kV | Ceramic |
| R201, R202 | $10 \mathrm{k} \Omega$ | - | INDUCTOR |  |  |
| R203 | $1 \mathrm{k} \Omega$ | - | LF101 | 30 mH | - |
| R204 | $330 \Omega$ | - | L201 | - | - |
| MOSFET |  |  | DIODE |  |  |
| Q101 | SSH8N80 | Fairchild | D101 | 1N4004 | - |
| IC |  |  | D102 | FR157 | - |
| IC101 | FAN7554 | Fairchild | D103 | UF4007 | - |
| IC201 | KA431 | Fairchild | D201 | MBRF10100CT | - |
| IC301 | Opto-Coupler | Fairchild | D202 | MBR3045PT | - |
| - | - | - | BD | PBS406GU |  |

## Transformer specification

## Schematic Diagram (Top view)



Winding Specification

| No. | Pin(S $\rightarrow \mathbf{F})$ | Wire | Turns |
| :---: | :---: | :---: | :---: |
| NP | $1 \rightarrow 3$ | $0.65 \phi \times 1$ | 32 |
| Ns, 5 | $8 \rightarrow 11$ | $0.65 \phi \times 4$ | 4 |
| Ns, 12 | $4 \rightarrow 9$ | $0.65 \phi \times 4$ | 5 |
| NP | $1 \rightarrow 3$ | $0.65 \phi \times 1$ | 32 |
| NVCC | $7 \rightarrow 6$ | $0.65 \phi \times 1$ | 5 |

Core : Powder 27 pi 16grade
5 V : $12 \mathrm{~T}(1 \phi \times 2)$
12V : 27T ( $1.2 \phi \times 1$ )

## Mechanical Dimensions

## Package

## 8-SOP



| Symbol | Min | Nom | Max |
| :---: | :---: | :---: | :---: |
| A | - | - | 1.75 |
| A1 | 0.10 | 0.15 | 0.25 |
| A2 | 1.25 | 1.45 | 1.50 |
| B | 0.35 | 0.37 | 0.51 |
| C | 0.19 | 0.20 | 0.25 |
| D | 4.80 | 4.90 | 5.00 |
| E | 3.80 | 3.90 | 4.00 |
| e | $1.27 B S C$ |  |  |
| H | 5.79 | 5.99 | 6.20 |
| h | 0.25 | - | 0.50 |
| L | 0.50 | 0.70 | 0.90 |
| GP | 0.36 BSC |  |  |
| q | 0 | - | 8 |
| aaa | - | - | 0.25 |
| bbb | - | - | 0.10 |

Mechanical Dimensions (Continued)
Package
Dimensions in millimeters

## 8-DIP



## Ordering Information

| Product Number | Package | Operating Temperature |
| :---: | :---: | :---: |
| FAN7554 | 8-DIP | $-25^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$ |
| FAN7554D | 8-SOP |  |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
