

Two Linear Regulator Controllers

M2638 Motherboard Power Supply Solution with a 5-Bit Programmable Switching Controller and

National Semiconductor

LM2638 Motherboard Power Supply Solution with a 5-Bit Programmable Switching Controller and Two Linear Regulator Controllers

General Description

The LM2638 provides a comprehensive embedded power supply solution for motherboards hosting high performance MPUs such as PentiumTM II, M IITM, K6TM-2 and other similar high performance MPUs. The LM2638 incorporates a 5-bit programmable, synchronous buck switching controller and two high-speed linear regulator controllers in a 24-pin SO package. In a typical application, the switching controller supplies the MPU core, and the linear regulator controllers supply the GTL+ bus and the clock or graphics chip core. A charge pump pin helps provide the necessary voltage to power the linear sections when 12V is shut off during system standby such as STR mode.

Switching Section — The switching regulator controller features an Intel-compatible, 5-bit programmable output voltage, over-current and over-voltage protection, a power good signal, and a logic-controlled output enable. There are two user-selectable over-current protection methods. One provides accurate over-current protection with the use of an external sense resistor. The other saves cost by taking advantage of the $r_{DS_{-}ON}$ of the high-side FET. When there is an over voltage, the controller turns off the high side FET and turns on the low side.


Linear Section — The two linear regulator controllers feature wide control bandwidth, N-FET and NPN transistor driving capability and an adjustable output. The wide control bandwidth makes meeting the GTL+ bus transient response requirement an easy job. In minimum configuration, the two controllers default to 1.5V and 1.25V respectively. Both linear controllers have under voltage latch-off.

Features

- Provides 3 regulated voltages
- Power Good flag and output enable
- Charge pump pin
- Switching Section
- Synchronous rectification
 5-bit DAC programmable down
- 5-bit DAC programmable down to 1.3V
- Typical ±1% DAC tolerance
- Switching frequency: 50 kHz to 1 MHz
- Over-voltage protection
- Two methods of over-current protection
- Adaptive non-overlapping FET gate drives
- Soft start without external capacitor
- Linear SectionN-FET and NPN drive capability
- Ultra fast response speed
 Under voltage latch-off at 0.63V
- Under voltage latch-off at 0.63V
- Output voltages default to 1.5V and 2.5V yet adjustable

Applications

- Embedded power supplies for motherboards
- Triple DC/DC power supplies
- Programmable high current DC/DC power supply



© 1999 National Semiconductor Corporation DS101034

www.national.com

Absolute Maximum Ratings (Note 1)

. .

 $V_{\rm CC}$

 $\mathsf{V}_{\mathsf{D}\mathsf{D}}$

Junction Temperature

Power Dissipation (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	–65°C to +150°C
ESD Susceptibility	3 kV
Soldering Time, Temperature (10 sec.)	300°C
Operating Ratings (Note 1)	

Oper	ating	Ratings	(Note 1)

V _{cc}	4.75V to 5.25V
Junction Temperature Range	0°C to +125°C

Electrical Characteristics $V_{CC} = 5V$, $V_{DD} = 12V$ unless otherwise specified. Typicals and limits appearing in plain type apply for $T_A = T_J = +25^{\circ}C$. Limits appearing in **boldface** type apply over the 0°C to +70°C range.

7V

17V

150°C

1.6W

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{EN}	EN Pin Internal Pull-up Current		60	90	140	μA
Icc	Operating V _{CC} Current	EN = 5V, VID = 10111		6	7.5	mA
I _{Q_VCC}	V _{CC} Shutdown Current	EN = 0V, VID Pins Floating		1.5	3	mA
IQ_VDD	V _{DD} Shutdown Current	EN = 0V, VID Pins Floating		4		μA
R _{DS CP}	CP Pin Resistance	High Side FET		100		
		Low Side FET		10		Ω
SWITCHING	SECTION		11			
V _{DACOUT}	5-Bit DAC Output Voltage	(Note 3)	<i>N</i> –1.5%	N	N+1.5%	V
I _{VID}	VID Pins Internal Pull-up					
	Current		60	90	140	μA
fosc	Oscillator Frequency	RT = 100 kΩ	204	245	286	
		RT = 25 kΩ		1000		kHz
D _{MAX}	Maximum Duty Cycle			100		%
D _{MIN}	Minimum Duty Cycle			0		%
R _{SNS1}	SNS1 Pin Resistance to					
31131	Ground		8.5	10	13	kΩ
R _{DS SRC}	Gate Driver Resistance When					0
20_0110	Sourcing Current			6		Ω
R _{DS_SINK}	Gate Driver Resistance When			1.5		Ω
	Sinking Current			1.5		52
V _{CC_TH1}	V _{CC} Power-On-Reset			4.0 4.3		V
	Threshold			4.0	4.5	v
V _{CC_TH2}	V _{CC} Shutdown Threshold		3.0	3.6		V
V _{DAC_IH}	DAC Input High Voltage		3.5			V
V _{DAC_IL}	DAC Input Low Voltage				1.3	V
GA	Error Amplifier DC Gain			76		dB
BW _{EA}	Error Amplifier Unity Gain			5		MHz
	Bandwidth			Э		IVITIZ
V _{RAMP_L}	Ramp Signal Valley Voltage			1.25		V
V _{RAMP_H}	Ramp Signal Peak Voltage			3.25		V
t _{ss}	Soft Start Time			4096		Clock
				4090		Cycles
D _{STEP_SS}	Duty Cycle Step Change during			12.5		%
	Soft Start			12.0		/0
t _{PWGD}	PWGD Response Time	SNS1 Rises from 0V to Rated	2	8.4	15	μs
		Output Voltage	-	0.4	15	μs
t _{PWBAD}	PWGD Response Time	SNS1 Falls from Rated Output	2	3.4	10	μs
		Voltage to 0V		0.4		μο

www.national.com

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SWITCHING	SECTION	1				
V _{PWGD_HI}	PWGD High Trip Point	% Above Rated Output Voltage When Output Voltage↑		11.5	13	
		% Above Rated Output Voltage When Output Voltage↓ (Note 4)	5	7	9	%
V _{PWGD_LO}	PWGD Low Trip Point	% Below Rated Output Voltage When Output Voltage↑		2.6	6	
		% Below Rated Output Voltage When Output Voltage↓ (Note 4)	6	9.5	13	%
V _{ovp_trp}	Over-Voltage Trip Point	% SNS1 Above Rated Output	15	25	35	%
I _{CS+}	CS+ Pin Sink Current	CS+ = 5V, CS- = 4.8V	126	185	244	μA
V _{OCP}	Over-Current Trip Point (CS+ and CS- Differential Voltage)	CS+ = 2V, CS- Drops from 2V	41	55	69	mV
1.5V LDO C	ONTROLLER SECTION					
V _{SNS2}	SNS2 Voltage	V_{DD} = 12V, V_{CC} = 4.75V to 5.25V, I_{G2} = 0 mA to 20 mA	1.463	1.5	1.538	V
R _{OUT2}	Output Resistance			200		Ω
SNS2	SNS2 Pin Bias Current	When Regulating		21		μA
V _{PWGD_HI}	PWGD High Trip Point	(Note 4)		0.63		V
V _{PWGD_LO}	PWGD Low Trip Point	(Note 4)		0.44		V
1.25V LDO (CONTROLLER SECTION					
V _{SNS3}	SNS3 Voltage	V_{DD} = 12V, V_{CC} = 4.75V to 5.25V, I_{G3} = 0 mA to 20 mA	1.219	1.25	1.281	V
R _{outs}	Output Resistance			200		Ω
I _{SNS3}	SNS3 Pin Bias Current	When Regulating		0		μA
V _{pwgd_hi}	PWGD High Trip Point	(Note 4)		0.63		V
V _{PWGD_LO}	PWGD Low Trip Point	(Note 4)		0.44		V
Note 2: Maxir ambient temp junction-to-am Note 3: The le Note 4: The o	perature, T _A . The maximum allowable po- bient thermal resistance, θ_{JA} , for LM2638 is etter N stands for the typical output voltages putput level of the PWGD pin is a logic AND of	formance limits. on of the maximum junction temperature, T_{JMA} , wer dissipation at any ambient temperature .78°C/W. For a T_{JMAX} of 150°C and T_A of 25°C s appearing in <i>italic boldface</i> type in <i>Table 1</i> . of the power good function of the switching secti ar sections, the power good is a threshold with	on, the 1.5V set	using: P _{MAX} n allowable pow ction and the 1	= (T _{JMAX} – T ver dissipation is	_Α)/θ _{JA} . The 1.6W.

Downloaded from **Elcodis.com** electronic components distributor

3

www.national.com

	$V_{DD} = 12V \pm 5\%$, $T_A = 25^{\circ}C$, Test Mode)			
Symbol	Parameter	Conditions	Typical	Unit
V _{DACOUT}	5-Bit DAC Output Voltages for Different VID Codes	VID4:0 = 01111	1.30	V
5,10001		VID4:0 = 01110	1.35	
		VID4:0 = 01101	1.40	
		VID4:0 = 01100	1.45	
		VID4:0 = 01011	1.50	
		VID4:0 = 01010	1.55	
		VID4:0 = 01001	1.60	
		VID4:0 = 01000	1.65	
		VID4:0 = 00111	1.70	
		VID4:0 = 00110	1.75	
		VID4:0 = 00101	1.80	
		VID4:0 = 00100	1.85	
		VID4:0 = 00011	1.90	
		VID4:0 = 00010	1.95	
		VID4:0 = 00001	2.00	
		VID4:0 = 00000	2.05	
		VID4:0 = 11111	(shutdown)	
		VID4:0 = 11110	2.1	
		VID4:0 = 11101	2.2	
		VID4:0 = 11100	2.3	
		VID4:0 = 11011	2.4	
		VID4:0 = 11010	2.5	
		VID4:0 = 11001	2.6	
		VID4:0 = 11000	2.7	
		VID4:0 = 10111	2.8	
		VID4:0 = 10110	2.9	
		VID4:0 = 10101	3.0	
		VID4:0 = 10100	3.1	
		VID4:0 = 10011	3.2	
		VID4:0 = 10010	3.3	
		VID4:0 = 10001	3.4	
		VID4:0 = 10000	3.5	

Flectrical Characteristics V_- = 5V V_- = 12V unless otherwise specified Typicals and limits appearing in


www.national.com


. .


4

'n	Pin Name	Pin Function		
1	LG	Low side N-FET gate driver output.		
2	PGND	Ground for the two FET drivers of the switching section.		
3	V _{DD}	Supply for the FET gate drivers. Usually tied to +12V.		
4	SNS2	Feedback pin for the 1.5V linear regulator.		
5	G2	Gate drive output for the external N-MOS of the fast 1.5V linear regulator.		
6	SGND	Ground for internal signal circuitry and system ground reference.		
7	V _{cc}	Supply voltage. Usually +5V.		
8	SNS1	Output voltage monitor input for the switching regulator.		
9	CS+	Switching regulator current sense input, positive node.		
0	CS-	Switching regulator current sense input, negative node.		
1	CP	Charge pump. Output is a square wave with 50% duty cycle. Amplitude is close to $\rm V_{\rm CC}$ voltage.		
2	FREQ	Switching frequency adjustment pin. An external resistor is needed to set the desired frequency.		
3	EAO	Output of the error amplifier. Used for compensating the switching regulator.		
4	FB	Inverting input of the error amplifier. Used for compensating the switching regulator.		
5	PWGD	Open collector Power Good signal.		
6	VID4	5-Bit DAC input, MSB.		
7	VID3	5-Bit DAC input.		
8	VID2	5-Bit DAC input.		
9	VID1	5-Bit DAC input.		
20	VID0	5-Bit DAC input, LSB.		
21	G3	Gate drive pin for the external N-MOS of the 1.25V linear regulator.		
22	SNS3	Feedback pin for the 1.25V linear regulator.		
23	EN	Output Enable. A logic low shuts the whole chip down.		
24	HG	High side N-FET gate driver output.		

5







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.