

Data Sheet April 24, 2009 FN7493.3


### 4-Channel Integrated LCD Supply

The ISL97651 represents a high power, integrated LCD supply IC targeted at large panel LCD displays. The ISL97651 integrates a high power, 4.4A boost converter for  $A_{VDD}$  generation, an integrated  $V_{ON}$  charge pump, a  $V_{OFF}$  charge pump driver,  $V_{ON}$  slicing circuitry and a buck regulator with 2A switch for logic generation.

The ISL97651 have been designed for ease of layout and low BOM cost. Supply sequencing is integrated for both  $A_{VDD} \rightarrow V_{OFF} \rightarrow V_{ON}$  and  $A_{VDD}/V_{OFF} \rightarrow V_{ON}$  sequences. The TFT power sequence uses a separate enable to the logic buck regulator for maximum flexibility.

Peak efficiencies are 90% for boost and 92% for buck while operating from a 4V to 5.5V input supply. The current mode buck offers superior line and load regulation. Available in the 36 Ld QFN package, the ISL97651 is specified for ambient operation over the -40°C to +105°C temperature range.

#### **Pinout**



#### **Features**

- 4V to 5.5V input supply
- A<sub>VDD</sub> boost up to 20V, with integrated 4.4A FET
- Integrated V<sub>ON</sub> charge pump, up to 34V<sub>OUT</sub>
- V<sub>OFF</sub> charge pump driver, down to -18V
- V<sub>LOGIC</sub> buck down to 1.2V, with integrated 2A FET
- Automatic start-up sequencing
  - A<sub>VDD</sub> -> V<sub>OFF</sub> -> V<sub>ON</sub> or A<sub>VDD</sub>/V<sub>OFF</sub> -> V<sub>ON</sub>
  - Independent logic enable
- V<sub>ON</sub> slicing
- Thermally enhanced thin QFN package (6mmx6mm)
- Pb-free (RoHS compliant)

#### **Applications**

- LCD monitors (15"+)
- LCD-TVs (40"+)
- · Notebook displays (up to 16")
- · Industrial/medical LCD displays

### **Ordering Information**

PART NUMBER (Notes 1, 2)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #
ISL97651ARTZ-T	ISL976 51ARTZ	36 Ld 6x6 TQFN	L36.6x6
ISL97651ARTZ-TK	ISL976 51ARTZ	36 Ld 6x6 TQFN	L36.6x6

#### NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### **Absolute Maximum Ratings** $(T_A = +25^{\circ}C)$

Maximum Pin Voltages, All Pins Except Below	6.5V
LX1, LX2, V <sub>SUP</sub> , NOUT, DELB, C1-, C2	24V
C1	14V
CB	13V
DRN, COM, POUT, C1+, C2+	36V
CB-V <sub>INL</sub>	6.5V

#### **Recommended Operating Conditions**

Input Voltage Range, V <sub>IN</sub>
V <sub>ON</sub> Output Range, V <sub>ON</sub> +15V to +32V
V <sub>OFF</sub> Output Range, V <sub>OFF</sub> 15V to -5V
Logic Output Voltage Range, V <sub>LOGIC</sub> +1.5V to +3.3V
Input Capacitance, C <sub>IN</sub> 2 x 10 µF
Boost Inductor, L1
Output Capacitance, C <sub>OUT</sub> 2 x 22µF
Buck Inductor, L2
Operating Ambient Temperature Range40°C to +105°C
Operating Junction Temperature40°C to +125°C

#### **Thermal Information**

Thermal Resistance	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
6x6 QFN Package (Notes 3, 4)	30	2.5
Maximum Junction Temperature (Plastic F	Package)	+150°C
Maximum Storage Temperature Range	65'	°C to +150°C
Power Dissipation		
$T_A \leq +25^{\circ}C \dots \dots \dots \dots \dots \dots$		
T <sub>A</sub> = +70°C		1.8W
$T_A = +85^{\circ}C$		1.3W
T <sub>A</sub> = +100°C		W
Pb-Free Reflow Profile		ee link below
http://www.intersil.com/pbfree/Pb-FreeR	tetlow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES

- 3. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 4. For  $\theta_{\text{JC}}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

#### **Electrical Specifications**

 $V_{IN}$  = 5V,  $V_{BOOST}$  =  $V_{SUP}$  = 15V,  $V_{ON}$  = 25V,  $V_{OFF}$  = -8V, over-temperature from -40°C to +105°C; Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY PINS						
V <sub>IN</sub>	Supply Voltage (VIN1 and VIN2)		4	5	5.5	V
V <sub>INL</sub>	Logic Supply Voltage		4	5	5.5	V
V <sub>SUP</sub>	Charge Pumps and V <sub>ON</sub> Slice Positive Supply		4		20	V
I <sub>VIN</sub>	Quiescent Current into V <sub>IN</sub>	Enabled, No switching			3	mA
		Disabled			10	μΑ
I <sub>INL</sub>	Logic Supply Current	Enabled, No switching		0.4	1.0	mA
		Disabled			10	μΑ
I <sub>SUP</sub>	V <sub>SUP</sub> Supply Current	Enabled, No switching and VP <sub>OUT</sub> = V <sub>SUP</sub>			0.5	mA
		Disabled			10	μΑ
V <sub>LOR</sub>	Undervoltage Lockout Threshold	V <sub>IN</sub> rising	2.0	2.75	2.9	V
$V_{LOF}$	Undervoltage Lockout Threshold	V <sub>IN</sub> falling	1.9	2.2	2.5	V
V <sub>REF</sub>	Reference Voltage	T <sub>A</sub> = +25°C	1.19	1.205	1.235	V
			1.187	1.205	1.238	V
fosc	Oscillator Frequency		1010	1200	1400	kHz
A <sub>VDD</sub> BOOST D <sub>N</sub>	lax, Maximum Duty Cycle: Minimum 84	4%		1	ı	
V <sub>BOOST</sub>	Boost Output Range		1.25*V <sub>IN</sub>		20	V
I <sub>LX</sub>	LX Leakage Current	LX = 0V and 24V	-10	.01	10	μΑ
I <sub>BOOST</sub>	Boost Switch Current	Current limit	4.4	4.8	6.3	Α

#### **Electrical Specifications**

 $V_{IN}$  = 5V,  $V_{BOOST}$  =  $V_{SUP}$  = 15V,  $V_{ON}$  = 25V,  $V_{OFF}$  = -8V, over-temperature from -40°C to +105°C; Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)** 

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
EFF <sub>BOOST</sub>	Peak Efficiency	See graphs and component recommendations		90		%
r <sub>DS(ON)</sub>	Switch ON-Resistance			70	100	mΩ
ΔV <sub>BOOST</sub> /ΔV <sub>IN</sub>	Line Regulation	PI mode, R1 = 10k and C3 = 4.7nF over a		0.4	1.5	%/V
ΔV <sub>BOOST</sub> /ΔΙ <sub>ΟUT</sub>	Load Regulation	load range of 0mA to 300mA (tested), 0-l <sub>LIMIT_ONSET</sub> (by design)		0.1	0.5	%
V <sub>FBB</sub>	Boost Feedback Voltage	T <sub>A</sub> = +25°C	1.192	1.205	1.218	V
			1.188	1.205	1.222	V
ACC <sub>BOOST</sub>	A <sub>VDD</sub> Output Accuracy	T <sub>A</sub> = +25°C	-1.5		+1.5	%
t <sub>SS</sub>	Soft-start Period for A <sub>VDD</sub>	C <sub>DEL</sub> = 220nF		9.6		ms
V <sub>LOGIC</sub> BUCK D <sub>MAX</sub> _buck typica	I maximum duty cycle = 0.85*(V <sub>INL</sub> -I <sub>LO</sub>	<sub>IAD</sub> *0.3) I <sub>LOAD</sub> min, Minimum 1mA for V <sub>INL</sub> -\	/ <sub>BUCK</sub> >1.5V,	5mA othe	rwise	
V <sub>BUCK</sub>	Buck Output Voltage	Output current = 0.5A	V <sub>REF</sub>		4	V
I <sub>LXL</sub>	LX Leakage Current	LX = 0V and 18V	-10	.01	10	μΑ
I <sub>BUCK</sub>	Buck Switch Current	Current limit	2.0	2.7		Α
EFF <sub>BUCK</sub>	Peak Efficiency	See graphs and component recommendations		92		%
R <sub>DS-ONBK</sub>	Switch ON-Resistance			200	455	mΩ
ΔV <sub>BUCK</sub> /ΔV <sub>IN</sub>	Line Regulation	PI mode, R1 = 2k and C3 = 4.7nF over a		0.1	1	%/V
ΔV <sub>BUCK</sub> /ΔΙ <sub>OUT</sub>	Load Regulation	load range of 0mA to 300mA (tested), 0-I <sub>LIMIT_ONSET</sub> (by design)		0.04	0.5	%
V <sub>FBL</sub>	FBL Regulation Voltage	I <sub>DRVL</sub> = 1mA, T <sub>A</sub> = +25°C	1.176	1.2	1.224	V
		I <sub>DRVL</sub> = 1mA	1.174	1.2	1.226	V
ACC <sub>LOGIC</sub>	V <sub>LOGIC</sub> Output Accuracy	T <sub>A</sub> = +25°C	-2		+2	%
t <sub>SS(L)</sub>	Soft-Start Period for V(Logic)	C(VREF) = 220nF (Note - no soft-start if EN asserted HIGH before ENB)		0.5		ms
NEGATIVE (V <sub>OFF</sub> )	CHARGE PUMP					
V <sub>OFF</sub>	V <sub>OFF</sub> Output Voltage Range	2X Charge Pump	-V <sub>SUP</sub> +1.4V		0	V
I <sub>LOAD_NCP_MIN</sub>	External Load Driving Capability	V <sub>SUP</sub> > 5V	30			mA
ron(nout)h	High-Side Driver ON-Resistance at N <sub>OUT</sub>	I <sub>(NOUT)</sub> = +60mA			10	Ω
ron(nout)L	Low-Side Driver ON-Resistance at N <sub>OUT</sub>	I <sub>(NOUT)</sub> = -60mA			5	Ω
I <sub>PU(NOUT)LIM</sub>	Pull-up Current Limit in N <sub>OUT</sub>	V <sub>(NOUT)</sub> = 0V to V(SUP) - 0.5V	60	270		mA
I <sub>PD(NOUT)</sub> LIM	Pull-down Current Limit in N <sub>OUT</sub>	V <sub>(NOUT)</sub> = 0.36V to V(VSUP)		-200	-60	mA
I <sub>(NOUT)</sub> LEAK	Leakage Current in N <sub>OUT</sub>	V <sub>(FBN)</sub> < 0 or EN = LOW	-2		2	μΑ
V <sub>FBN</sub>	FBN Regulation Voltage	I <sub>DRVN</sub> = 0.2mA, T <sub>A</sub> = +25°C	0.173	0.203	0.233	V
		I <sub>DRVN</sub> = 0.2mA	0.171	0.203	0.235	V
ACCN	V <sub>OFF</sub> Output Accuracy	I <sub>OFF</sub> = 1mA, T <sub>A</sub> = +25°C	-3		+3	%
D_NCP_max	Max Duty Cycle of the Negative Charge Pump			50		%
r <sub>PD(FBN)</sub> OFF	Pull-Down Resistance, Not Active	I <sub>(FBN)</sub> = 500µA	2	3	4	kΩ

#### **Electrical Specifications**

 $V_{IN}$  = 5V,  $V_{BOOST}$  =  $V_{SUP}$  = 15V,  $V_{ON}$  = 25V,  $V_{OFF}$  = -8V, over-temperature from -40°C to +105°C; Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)** 

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
POSITIVE (VON) C	HARGE PUMP					
V <sub>ON</sub>	V <sub>ON</sub> Output Voltage Range	2X or 3X Charge Pump	V <sub>SUP</sub> + 2V		34	V
I <sub>LOAD_PCP_MIN</sub>	External Load Driving Capability	V <sub>ON</sub> = 25V (2X Charge Pump)	20			mA
		V <sub>ON</sub> = 34V (3X Charge Pump)	20			mA
ron(vsup_sw)	ON-Resistance of V <sub>SUP</sub> Input Switch	I <sub>(SWITCH)</sub> = +40mA		10	17	Ω
<sup>r</sup> ON(C1/2-)H	High-Side Driver ON-Resistance at C1- and C2-	I <sub>(C1/2-)</sub> = +40mA		10	20	Ω
rON(C1/2-)L	Low-Side Driver ON-Resistance at C1- and C2-	I <sub>(C1/2-)</sub> = -40mA		4	7	Ω
I <sub>PU(VSUP_SW)</sub>	Pull-Up Current Limit in V <sub>SUP</sub> Input Switch	$V_{(C2+)} = 0V \text{ to } V_{(SUP)} - 0.4V - V_{(DIODE)}$	40	100		mA
I <sub>PU(C1/2-)</sub>	Pull-Up Current Limit in C1- and C2-	$V_{(C1/2-)} = 0V \text{ to } V_{(VSUP)} - 0.4V$	40	100		mA
I <sub>PD(C1/2-)</sub>	Pull-Down Current Limit in C1- and C2-	$V_{(C1/2-)} = 0.2V \text{ to } V_{(VSUP)}$		-100	-40	mA
I <sub>(POUT)</sub> LEAK	Leakage Current in POUT	EN = LOW	-5		5	μΑ
V <sub>FBP</sub>	FBP Regulation Voltage	$I_{DRVP} = 0.2 \text{mA}, T_A = +25 ^{\circ}\text{C}$	1.176	1.2	1.224	V
		I <sub>DRVP</sub> = 0.2mA	1.172	1.2	1.228	V
ACCP	V <sub>ON</sub> Output Accuracy	I <sub>ON</sub> = 1mA, T <sub>A</sub> = +25°C	-2		+2	%
D_PCP_max	Max Duty Cycle of the Positive Charge Pump			50		%
V <sub>(DIODE)</sub>	Internal Schottky Diode Forward Voltage	I <sub>(DIODE)</sub> = +40mA		600	850	mV
ENABLE INPUTS						
VHI-EN	Enable "HIGH"		2.2			V
VLO_EN	Enable "LOW"				0.8	٧
IEN_pd	Enable Pin Pull-Down Current	V <sub>EN</sub> > VLO_EN			25	μΑ
VHI-ENL	Logic Enable "HIGH"		2.2			V
VLO-ENL	Logic Enable "LOW"				0.8	V
IENL_pd	Logic Enable Pin Pull-Down Current	V <sub>ENL</sub> > VLO_ENL			25	μΑ
V <sub>ON</sub> SLICE Positiv	ve Supply = V <sub>(POUT)</sub>				•	
I(POUT)_SLICE	V <sub>ON</sub> slice Current from P <sub>OUT</sub> Supply	CTL = VDD, sequence complete		100	200	μΑ
		CTL = AGND, sequence complete		90	120	μA
<sup>r</sup> ON(POUT-COM)	ON-Resistance between P <sub>OUT</sub> - COM	CTL = VDD, sequence complete		5	10	Ω
<sup>r</sup> ON(DRN-COM)	ON-Resistance between DRN - COM	CTL = ACGND, sequence complete		30	60	Ω
rON_COM	ON-Resistance between COM and PGND3	During start-up sequence	200	500	1500	Ω
VLO	CTL Input LOW Voltage	V <sub>IN</sub> = 4V to 5.5V			0.8	٧
VHI	CTL Input HIGH Voltage	V <sub>IN</sub> = 4V to 5.5V	2.2			V

#### **Electrical Specifications**

 $V_{IN}$  = 5V,  $V_{BOOST}$  =  $V_{SUP}$  = 15V,  $V_{ON}$  = 25V,  $V_{OFF}$  = -8V, over-temperature from -40°C to +105°C; Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)** 

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT		
FAULT DETECTION	FAULT DETECTION THRESHOLDS							
T_off	Thermal Shut-Down (latched and reset by power cycle or EN cycle)	Temperature rising		150		°C		
Vth_A <sub>VDD</sub> (FBB)	A <sub>VDD</sub> Boost Short Detection	V <sub>(FBB)</sub> falling less than		0.9		V		
Vth_V <sub>LOGIC</sub> (FBL)	V <sub>LOGIC</sub> Buck Short Detection	V <sub>(FBL)</sub> falling less than		0.9		V		
Vth_P <sub>OUT</sub> (FBP)	P <sub>OUT</sub> Charge Pump Short Detection	V <sub>(FBP)</sub> falling less than		0.9		V		
Vth_N <sub>OUT</sub> (FBN)	N <sub>OUT</sub> Charge Pump Short Detection	V <sub>(FBN)</sub> rising more than		0.4		V		
t <sub>FD</sub>	Fault Delay Time to Chip Turns Off	C <sub>DEL</sub> = 220nF		52		ms		
START-UP SEQUE	NCING							
tSTART-UP	Enable to A <sub>VDD</sub> Start Time	C <sub>DEL</sub> = 220nF		80		ms		
I <sub>DELB_ON</sub>	DELB Pull-Down Current or	VDELB > 0.9V	36	50	70	μA		
	Resistance when Enabled by the Start-Up Sequence	VDELB < 0.9V	1000	1326	1750	Ω		
I <sub>DELB_OFF</sub>	DELB Pull-Down Current or Resistance when Disabled	VDELB < 20V			500	nA		
t <sub>VOFF</sub>	A <sub>VDD</sub> to V <sub>OFF</sub>	C <sub>DEL</sub> = 220nF		9		ms		
t <sub>VON</sub>	V <sub>OFF</sub> to V <sub>ON</sub> Delay	C <sub>DEL</sub> = 220nF		20		ms		
t <sub>VON-SLICE</sub>	V <sub>ON</sub> to V <sub>ON-SLICE</sub> Delay	C <sub>DEL</sub> = 220nF		17		ms		

## **Typical Performance Curves**




FIGURE 1.  $A_{VDD}$  EFFICIENCY vs  $I_{OUT}$ 




FIGURE 2.  $A_{VDD}$  LOAD REGULATION vs  $I_{OUT}$ 

## Typical Performance Curves (Continued)




FIGURE 3.  $A_{\mbox{\scriptsize VDD}}$  TRANSIENT RESPONSE




FIGURE 5. VLOGIC LOAD REGULATION vs OUTPUT CURRENT




FIGURE 7. VON LOAD REGULATION vs ION




FIGURE 4. VLOGIC EFFICIENCY vs OUTPUT CURRENT




FIGURE 6. VLOGIC TRANSIENT RESPONSE




FIGURE 8. V<sub>LOGIC</sub> LOAD REGULATION vs OUTPUT CURRENT

## Typical Performance Curves (Continued)

#### CH1 = COM(10V/DIV), CH2 = CTL(2V/DIV)




FIGURE 9. V<sub>ON</sub>-SLICE CIRCUIT OPERATION

## $\begin{aligned} &\text{CH1} = \text{C}_{\text{DLY}}, \text{CH2} = \text{V}_{\text{REF}}, \text{CH3} = \text{V}_{\text{LOGIC}}, \text{CH4} = \text{V}_{\text{ON}}, \\ &\text{R1} = \text{A}_{\text{VDD}}, \text{R2} = \text{A}_{\text{VDD\_DELAY}}, \text{R3} = \text{V}_{\text{OFF}} \end{aligned}$




FIGURE 10. START-UP SEQUENCE

## Pin Descriptions

PIN NUMBER	PIN NAME	DESCRIPTION	
1	VIN1	Input voltage, connect to pin 33 (V <sub>IN2</sub> )	
2	LX1	Internal boost switch connection	
3	LX2	nternal boost switch connection	
4	СВ	Logic buck, boost strap pin	
5	LXL	Buck converter output	
6	VSUP	Positive supply for charge pumps	
7	FBL	Logic buck feedback pin	
8	CM2	Buck compensation network pin	
9	CTL	Input control for V <sub>ON</sub> slice output	
10, 18, 28, 36	NC	No connect. Connect to die pad and GND for improved thermal efficiency.	
11	DRN	Lower reference voltage for V <sub>ON</sub> slice output	
12	СОМ	$V_{ON}$ slice output: when CTL = 1, COM is connected to SRC through a $5\Omega$ resistor; when CTL = 0, COM is connected to DRN through a $30\Omega$ resistor.	
13	POUT	Positive charge pump out	
14	C1-	Charge pump capacitor 1, negative connection	
15	C1+	Charge pump capacitor 1, positive connection	
16	C2-	Charge pump capacitor 2, negative connection	
17	C2+	Charge pump capacitor 2, positive connection	
19	FBP	Positive charge pump feedback pin	
20	VREF	Reference voltage	
21	FBN	Negative charge pump feedback pin	
22	PGND3	Power ground for V <sub>OFF</sub> , V <sub>ON</sub> and V <sub>ON</sub> slice	
23	NOUT	Negative charge pump output	
24	VINL	Logic buck supply voltage	
25, 26	PGND2, 1	Boost power grounds	
27	AGND	Signal ground pin	
29	CDEL	Delay capacitor for start up sequencing, soft-start and fault detection timers.	
30	ENL	Buck enable for V <sub>LOGIC</sub> output	
31	DELB	Open drain NFET output to drive optional A <sub>VDD</sub> delay PFET	
32	CM1	Boost compensation network pin	
33	VIN2	Input voltage, connect to pin 1 (V <sub>IN1</sub> )	
34	FBB	Boost feedback pin	
35	EN	Enable for Boost, charge pumps and V <sub>ON</sub> slice (independent of ENL).	
(Exposed Die Plate)	N/A	Connect exposed die plate on rear of package to ACGND and the PGND1, 2 pins. See "Layout Recommendation" on page 18 for PCB layout thermal considerations.	

#### **Block Diagram**





FIGURE 11. BLOCK DIAGRAM

### Typical Application Diagram



<sup>\*</sup>Open component positions.

#### Applications Information

The ISL97651 provides a complete power solution for TFT LCD applications. The system consists of one boost converter to generate the  $A_{VDD}$  voltage for column drivers, one buck converter to provide voltage to logic circuit in the LCD panel, one integrated  $V_{ON}$  charge pump and one  $V_{OFF}$  linear-regulator controller to provide the voltage to row drivers. This part also integrates  $V_{ON}$ -slice circuit which can help to optimize the picture quality. With the high output current capability, this part is ideal for big screen LCD TV and monitor panel application.

The integrated boost converter and buck converter operate at 1.2MHz which can allow the use of multilayer ceramic capacitors and low profile inductor which result in low cost, compact and reliable system. The logic output voltage is independently enabled to give flexibility to the system designers.

#### **Boost Converter**

The boost converter is a current mode PWM converter operating at a fixed frequency of 1.2MHz. It can operate in both discontinuous conduction mode (DCM) at light load and continuous mode (CCM). In continuous current mode, current flows continuously in the inductor during the entire switching cycle in steady state operation. The voltage conversion ratio in continuous current mode is given by Equation 1:

$$\frac{V_{BOOST}}{V_{IN}} = \frac{1}{1 - D}$$
 (EQ. 1)

Where D is the duty cycle of the switching MOSFET

Figure 11 shows the functional block diagram of the boost regulator. It uses a summing amplifier architecture consisting of gm stages for voltage feedback, current feedback and slope compensation. A comparator looks at the peak inductor current cycle by cycle and terminates the PWM cycle if the current limit is reached.

An external resistor divider is required to divide the output voltage down to the nominal reference voltage. Current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network in the order of  $60k\Omega$  is recommended. The boost converter output voltage is determined by Equation 2:

$$V_{BOOST} = \frac{(R_3 + R_5)}{R_5} \times V_{REF}$$
 (EQ. 2)

The current through the MOSFET is limited to a minimum of 4.4A<sub>PEAK</sub> (maximum values can be up to 6.3A<sub>PEAK</sub>.

11

This restricts the maximum output current (average) based on Equation 3:

$$I_{OMAX} = \left(I_{LMT} - \frac{\Delta I_{L}}{2}\right) \times \frac{V_{IN}}{V_{O}} \tag{EQ. 3}$$

Where  $\Delta I_L$  is peak to peak inductor ripple current, and is set by Equation 4:

$$\Delta I_{L} = \frac{V_{IN}}{L} \times \frac{D}{f_{S}}$$
 (EQ. 4)

where  $f_S$  is the switching frequency (1.2MHz).

Table 1 gives typical values (margins are considered 10%, 3%, 20%, 10% and 15% on  $V_{IN},\,V_O,\,L,\,f_S$  and  $I_{OMAX}$ :

TABLE 1. MAXIMUM OUTPUT CURRENT CALCULATION

V <sub>IN</sub> (V)	V <sub>O</sub> (V)	L (µH)	F <sub>S</sub> (MHz)	I <sub>OMAX</sub> (mA)
4	9	6.8	1.2	1661
4	12	6.8	1.2	1173
4	15	6.8	1.2	879
5	9	6.8	1.2	2077
5	12	6.8	1.2	1466
5	15	6.8	1.2	1099

#### **Boost Converter Input Capacitor**

An input capacitor is used to suppress the voltage ripple injected into the boost converter. A ceramic capacitor with capacitance larger than  $10\mu F$  is recommended. The voltage rating of input capacitor should be larger than the maximum input voltage. Examples of recommended capacitors are given in Table 2 below.

TABLE 2. BOOST CONVERTER INPUT CAPACITOR RECOMMENDATION

CAPACITOR	SIZE	VENDOR	PART NUMBER
10μF/16V	1206	TDK	C3216X7R1C106M
10μF/10V	0805	Murata	GRM21BR61A106K
22μF/10V	1210	Murata	GRB32ER61A226K

#### **Boost Inductor**

The boost inductor is a critical component which influences the output voltage ripple, transient response, and efficiency. Values of  $3.3\mu H$  to  $10\mu H$  are to match the internal slope compensation. The inductor must be able to handle without saturating the following average and peak current:

$$I_{LAVG} = \frac{I_{O}}{1 - D}$$

$$I_{LPK} = I_{LAVG} + \frac{\Delta I_{L}}{2}$$
(EQ. 5)

intersil FN7493.3 April 24, 2009 Some inductors are recommended in Table 3.

TABLE 3. BOOST INDUCTOR RECOMMENDATION

INDUCTOR	DIMENSIONS (mm)	VENDOR	PART NUMBER
6.8µH/ 4.6A <sub>PEAK</sub>	12.95x9.4x5.21	Coilcraft	DO3316P-682ML
10μH/ 5.5A <sub>PEAK</sub>	10x10x5	Sumida	CDR10D48MNNP-100NC
5.2µH/ 4.55A <sub>PEAK</sub>	10x10.1x3.8	Cooper Bussmann	CD1-5R2

#### Rectifier Diode (Boost Converter)

A high-speed diode is necessary due to the high switching frequency. Schottky diodes are recommended because of their fast recovery time and low forward voltage. The reverse voltage rating of this diode should be higher than the maximum output voltage. The rectifier diode must meet the output current and peak inductor current requirements. Table 4 shows some recommendations for boost converter diode.

TABLE 4. BOOST CONVERTER RECTIFIER DIODE RECOMMENDATION

DIODE	V <sub>R</sub> /I <sub>AVG</sub> RATING	PACKAGE	VENDOR
SS23	30V/2A	SMB	Fairchild Semiconductor
MBRS340	40V/3A	SMC	International Rectifier
SL23	30V/2A	SMB	Vishay Semiconductor

#### **Output Capacitor**

The output capacitor supplies the load directly and reduces the ripple voltage at the output. Output ripple voltage consists of two components: the voltage drop due to the inductor ripple current flowing through the ESR of output capacitor, and the charging and discharging of the output capacitor.

$$V_{RIPPLE} = I_{LPK} \times ESR + \frac{V_{O} - V_{IN}}{V_{O}} \times \frac{I_{O}}{C_{OUT}} \times \frac{1}{f_{s}}$$
 (EQ. 6)

For low ESR ceramic capacitors, the output ripple is dominated by the charging and discharging of the output capacitor. The voltage rating of the output capacitor should be greater than the maximum output voltage.

Note: Capacitors have a voltage coefficient that makes their effective capacitance drop as the voltage across then increases. C<sub>OUT</sub> in Equation 6 assumes the effective value of the capacitor at a particular voltage and not the manufacturer's stated value, measured at 0V.

Table 5 shows some selections of output capacitors.

TABLE 5. BOOST OUTPUT CAPACITOR RECOMMENDATION

CAPACITOR	SIZE	VENDOR	PART NUMBER
10μF/25V	1210	TDK	C3225X7R1E106M
10μF/25V	1210	Murata	GRM32DR61E106K

#### PI Loop Compensation (Boost Converter)

The boost converter of ISL97651 can be compensated by a RC network connected from CM1 pin to ground. C3 = 4.7nF and R1 = 10k RC network is used in the demo board. A higher resistor value can be used to lower the transient overshoot - however, this may be at the expense of stability to the loop.

The stability can be examined by repeatedly changing the load between 100mA and a max level that is likely to be used in the system being used. The A<sub>VDD</sub> voltage should be examined with an oscilloscope set to AC 100mV/div and the amount of ringing observed when the load current changes. Reduce excessive ringing by reducing the value of the resistor in series with the CM1 pin capacitor.

## Boost Converter Feedback Resistors and Capacitor

An RC network across feedback resistor R5 may be required to optimize boost stability when  $A_{VDD}$  voltage is set to less than 12V. This network reduces the internal voltage feedback used by the IC. This RC network sets a pole in the control loop. This pole is set to approximately  $fp=10 \mbox{kHz}$  for  $C_{OUT}=10 \mbox{\mu}F$  and  $fp=4 \mbox{kHz}$  for  $C_{OUT}=30 \mbox{\mu}F$ . Alternatively, adding a small capacitor (20pF to 100pF) in parallel with R5 (i.e. R17 = short) may help to reduce  $A_{VDD}$  noise and improve regulation, particularly if high value feedback resistors are used.

R17 = 
$$\left( \left( \frac{1}{0.1 \times R5} \right) - \frac{1}{R3} \right)^{-1}$$
 (EQ. 7)

C18 = 
$$\frac{1}{(2 \times 3.142 \times fp \times R5)}$$
 (EQ. 8)

#### Cascaded MOSFET Application

An 20V N-channel MOSFET is integrated in the boost regulator. For the applications where the output voltage is greater than 20V, an external cascaded MOSFET is needed, as shown in Figure 12. The voltage rating of the external MOSFET should be greater than  $A_{\mbox{VDD}}$ .




FIGURE 12. CASCADED MOSFET TOPOLOGY FOR HIGH OUTPUT VOLTAGE APPLICATIONS

#### **Buck Converter**

The buck converter is the step down converter, which supplies the current to the logic circuit of the LCD system. The ISL97651 integrates an 20V N-Channel MOSFET to save cost and reduce external component count. In the continuous current mode, the relationship between input voltage and output voltage is shown in Equation 9:

$$\frac{V_{LOGIC}}{V_{IN}} = D$$
 (EQ. 9)

Where D is the duty cycle of the switching MOSFET. Because D is always less than 1, the output voltage of buck converter is lower than input voltage.

The peak current limit of buck converter is set to 2A, which restricts the maximum output current (average) based on the Equation 10:

$$I_{OMAX} = 2A - \Delta I_{pp}$$
 (EQ. 10)

Where  $\Delta I_{PP}$  is the ripple current in the buck inductor as the Equation 11:

$$\Delta I_{pp} = \frac{V_{LOGIC}}{L \cdot f_{s}} \cdot (1 - D)$$
 (EQ. 11)

Where L is the buck inductor,  $f_S$  is the switching frequency (1.2MHz).

#### Feedback Resistors

The buck converter output voltage is determined by the Equation 12:

$$V_{LOGIC} = \frac{R_{14} + R_{15}}{R_{15}} \times V_{REF}$$
 (EQ. 12)

Where R14 and R15 are the feedback resistors of buck converter to set the output voltage current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the

13

potential for noise being coupled into the feedback pin. A resistor network in the order of  $1k\Omega$  is recommended.

#### **Buck Converter Input Capacitor**

The capacitor should support the maximum AC RMS current which happens when D = 0.5 and maximum output current.

$$I_{ACRMS}(C_{IN}) = \sqrt{D \cdot (1 - D)} \cdot I_{O}$$
(EQ. 13)

Where  $I_{\mbox{O}}$  is the output current of the buck converter. Table 6 shows some recommendations for input capacitor.

TABLE 6. INPUT CAPACITOR (BUCK) RECOMMENDATION

CAPACITOR	SIZE	VENDOR	PART NUMBER
10μF/16V	1206	TDK	C3216X7R1C106M
10μF/10V	0805	Murata	GRM21BR61A106K
22µF/16V	1210	Murata	C3225X7R1C226M

#### **Buck Inductor**

An inductor value in the range 3.3µH to 10µH is recommended for the buck converter. Besides the inductance, the DC resistance and the saturation current should also be considered when choosing buck inductor. Low DC resistance can help maintain high efficiency, and the saturation current rating should be at least 2A. Table 7 shows some recommendations for buck inductor.

TABLE 7. BUCK INDUCTOR RECOMMENDATION

INDUCTOR	DIMENSIONS (mm)	VENDOR	PART NUMBER
4.7μH/2.7A <sub>PEAK</sub>	5.7x5.0x4.7	Murata	LQH55DN4R7M01K
6.8µH/3A <sub>PEAK</sub>	7.3x6.8x3.2	TDK	RLF7030T-6R8M2R8
10μH/2.4A <sub>PEAK</sub>	12.95x9.4x3.0	Coilcraft	DO3308P-103

#### Rectifier Diode (Buck Converter)

A Schottky diode is recommended due to fast recovery and low forward voltage. The reverse voltage rating should be higher than the maximum input voltage. The peak current rating is 2A, and the average current should be as the Equation 14:

$$I_{AVG} = (1 - D)^*I_0$$
(EQ. 14)

Where I<sub>O</sub> is the output current of buck converter. Table 8 shows some diode recommended.

TABLE 8. BUCK RECTIFIER DIODE RECOMMENDATION

DIODE	V <sub>R</sub> /I <sub>AVG</sub> RATING	PACKAGE	VENDOR
PMEG2020EJ	20V/2A	SOD323F	Philips Semiconductors
SS22	20V/2A	SMB	Fairchild Semiconductor

#### **Output Capacitor (Buck Converter)**

Four  $10\mu F$  or two  $22\mu F$  ceramic capacitors are recommended for this part. The overshoot and undershoot will be reduced with more capacitance, but the recovery time will be longer.

TABLE 9. BUCK OUTPUT CAPACITOR RECOMMENDATION

CAPACITOR	SIZE	VENDOR	PART NUMBER
10μF/6.3V	0805	TDK	C2012X5R0J106M
10μF/6.3V	0805	Murata	GRM21BR60J106K
22µF/6.3V	1210	TDK	C3216X5R0J226M
100µF/6.3V	1206	Murata	GRM31CR60J107M

#### PI Loop Compensation (Buck Converter)

The buck converter of ISL97651 can be compensated by a RC network connected from CM2 pin to ground. C9 = 4.7nF and R2 = 2k RC network is used in the demo board. The larger value resistor can lower the transient overshoot, however, at the expense of stability of the loop.

The stability can be optimized in a similar manner to that described in "PI Loop Compensation (Boost Converter)" on page 12.

#### **Bootstrap Capacitor (C16)**

This capacitor is used to provide the supply to the high driver circuitry for the buck MOSFET. The bootstrap supply is formed by an internal diode and capacitor combination. A  $1\mu F$  is recommended for ISL97651. A low value capacitor can lead to overcharging and in turn damage the part.

If the load is too light, the on-time of the low side diode may be insufficient to replenish the bootstrap capacitor voltage. In this case, if  $V_{\text{IN}}$  -  $V_{\text{BUCK}}$  < 1.5V, the internal MOSFET pullup device may be unable to turn-on until  $V_{\text{LOGIC}}$  falls. Hence, there is a minimum load requirement in this case. The minimum load can be adjusted by the feedback resistors to FBL.

The bootstrap capacitor can only be charged when the higher side MOSFET is off. If the load is too light which can not make the on time of the low side diode be sufficient to replenish the boot strap capacitor, the MOSFET can't turn on. Hence there is minimum load requirement to charge the bootstrap capacitor properly.

#### Linear-Regulator Controllers (V<sub>ON</sub> and V<sub>OFF</sub>)

The ISL97651 include 2 independent charge pumps (see Figure 13). The negative charge pump inverters the  $V_{\mbox{SUP}}$  voltage and provides a regulated negative output voltage. The positive charge pump doubles or triples the  $V_{\mbox{SUP}}$  voltage and provides a regulated positive output voltage. The regulation of both the negative and positive charge pumps is generated by internal comparator that senses the output voltage and compares it with the internal reference.

14

The pumps use pulse width modulation to adjust the pump period, depending on the load present. The pumps can provide 30mA for  $V_{OFF}$  and 20mA for  $V_{ON}$ .

The positive charge pump can generate double or triple V<sub>SUP</sub> voltage depending on the configuration of C2+ and C2- pins. If the C2+ pin connects to C1+, it is the voltage doubler, and if C2+ connects C2- via a capacitor, it configured a voltage tripler.

#### Positive Charge Pump Design Consideration

The positive charge pump integrates all the diodes (D1, D2 and D3 shown in the block diagram in Figure 13) required for x2 ( $V_{SUP}$  doubler) and x3 ( $V_{SUP}$  tripler) modes of operation. During the chip start-up sequence the mode of operation is automatically detected when the charge pump is enabled. With both C7 and C8 present, the x3 mode of operation is detected. With C7 present, C8 open and with C1+ shorted to C2+, the x2 mode of operation will be detected.

Due to the internal switches to  $V_{SUP}$  (M1, M2 and M3),  $P_{OUT}$  is independent of the voltage on  $V_{SUP}$  until the charge pump is enabled. This is important for TFT applications where the negative charge pump output voltage ( $V_{OFF}$ ) and  $A_{VDD}$  supplies need to be established before  $P_{OUT}$ .

The maximum P<sub>OUT</sub> charge pump current can be estimated from Equation 15 assuming a 50% switching duty:

 $I_{MAX}(2x) \sim min \text{ of } 50mA \text{ or }$ 

$$\frac{2 \bullet V_{SUP} - 2 \bullet V_{DIODE}(2 \bullet I_{MAX}) - V(V_{ON})}{(2 \bullet (2 \bullet R_{ONH} + R_{ONL}))} \bullet 0.95A$$
(EQ. 15)

 $I_{MAX}(3x) \sim min \text{ of } 50mA \text{ or}$ 

$$\frac{3 \bullet \mathsf{V}_{\mathsf{SUP}} - 3 \bullet \mathsf{V}_{\mathsf{DIODE}}(2 \bullet \mathsf{I}_{\mathsf{MAX}}) - \mathsf{V}(\mathsf{V}_{\mathsf{ON}})}{(2 \bullet (3 \bullet \mathsf{R}_{\mathsf{ONH}} + 2 \bullet \mathsf{R}_{\mathsf{ONL}}))} \bullet 0.95\mathsf{V}$$

Note:  $V_{DIODE}$  (2 •  $I_{MAX}$ ) is the on-chip diode voltage as a function of  $I_{MAX}$  and  $V_{DIODE}$  (40mA) < 0.7V.

In voltage doubler configuration, the maximum  $V_{\mbox{ON}}$  is as given by Equation 16:

$$V_{ON\_MAX(2x)} = 2 \cdot (V_{SUP} - V_{DIODE}) - 2 \cdot I_{OUT} \cdot (2 \cdot r_{ONH} + r_{ONL})$$
(EQ. 16)


For Voltage Tripler:

$$V_{ON\_MAX(3x)} = 3 \bullet (V_{SUP} - V_{DIODE}) - 2 \bullet I_{OUT} \bullet (3 \bullet r_{ONH} + 2 \bullet r_{ONL})$$
(EQ. 17)

V<sub>ON</sub> output voltage is determined by Equation 18:

$$V_{ON} = V_{FBP} \cdot \left(1 + \frac{R_8}{R_9}\right)$$
 (EQ. 18)

intersil FN7493.3 April 24, 2009



#### Negative Charge Pump Design Consideration

The negative charge pump consists of an internal switcher M1, M2 which drives external steering diodes D2 and D3 via a pump capacitor (C12) to generate the negative  $V_{OFF}$  supply. An internal comparator (A1) senses the feedback voltage on FBN and turns on M1 for a period up to half a CLK period to maintain  $V_{(FBN)}$  in regulated operation at 0.2V. External feedback resistor R6 is referenced to  $V_{RFF}$ .

Faults on  $V_{OFF}$  which cause  $V_{FBN}$  to rise to more than 0.4V, are detected by comparator (A2) and cause the fault detection system to start a fault ramp on  $C_{DLY}$  pin which will cause the chip to power down if present for more than the time TFD (see "Electrical Specification" on page 2 and also Figure 15).

The maximum V<sub>OFF</sub> output voltage of a single stage charge pump is:

$$V_{OFF\_MAX}(2x) = -V_{SUP} + V_{DIODE} + 2 \bullet I_{OUT} \bullet (r_{ON}(NOUT)H + r_{ON}(NOUT)L$$
(EQ. 19)

R6 and R7 in the "Typical Application Diagram" on page 10 determine  $V_{\mbox{OFF}}$  output voltage.

$$V_{OFF} = V_{FBN} \bullet \left(1 + \frac{R7}{R6}\right) - V_{REF} \bullet \left(\frac{R7}{R6}\right)$$
 (EQ. 20)

#### Improving Charge Pump Noise Immunity

Depending on PCB layout and environment, noise pick-up at the FBP and FBN inputs, which may degrade load regulation performance, can be reduced by the inclusion of capacitors across the feedback resistors (e.g. in the "Typical Application Diagram" on page 10, C21 and C22 for the positive charge pump). Set R6 • C20 = R7 • C19 with C19 ~ 100pF.




FIGURE 14. NEGATIVE CHARGE PUMP BLOCK DIAGRAM

#### **VON Slice Circuit**

The V<sub>ON</sub> Slice Circuit functions as a three way multiplexer, switching the voltage on COM between ground, DRN and SRC, under control of the start-up sequence and the CTL pin.

During the start-up sequence, COM is held at ground via an NDMOS FET, with ~1k impedance. Once the start-up sequence has completed, CTL is enabled and acts as a multiplexer control such that if CTL is low, COM connects to DRN through a  $30\Omega$  internal MOSFET, and if CTL is high, COM connects to  $P_{OLT}$  internally via a  $5\Omega$  MOSFET.

The slew rate of start-up of the switch control circuit is mainly restricted by the load capacitance at COM pin as Equation 21:

$$\frac{\Delta V}{\Delta t} = \frac{V_g}{(R_i \parallel R_L) \times C_L} \tag{EQ. 21}$$

RWhere  $V_g$  is the supply voltage applied to DRN or voltage at  $P_{OUT}$ , which range is from 0V to 36V.  $R_i$  is the resistance between COM and DRN or  $P_{OUT}$  including the internal MOSFET  $r_{DS(On)}$ , the trace resistance and the resistor inserted,  $R_L$  is the load resistance of switch control circuit, and  $C_L$  is the load capacitance of switch control circuit.

In the "Typical Application Diagram" on page 10, R10, R11 and C15 give the bias to DRN based on Equation 22:

$$V_{DRN} = \frac{V_{ON} \cdot R_{11} + AVDD \cdot R_{10}}{R_{10} + R_{11}}$$
 (EQ. 22)

16

And R12 can be adjusted to adjust the slew rate.

#### Start-Up Sequence

Figure 15 shows a detailed start up sequence waveform. For a successful power up, there should be 6 peaks at V<sub>CDLY</sub>. When a fault is detected, the device will latch off until either EN is toggled or the input supply is recycled.

When the input is higher than 2.75V; if either EN or ENL is H,  $V_{REF}$  turns on. If ENL is H,  $V_{LOGIC}$  turns on. If EN is H, an internal current source starts to charge  $C_{CDLY}$  to an upper threshold using a fast ramp followed by a slow ramp. Several more ramps follow, during which time the device checks for fault conditions. If a fault is found, the sequence is halted.

Initially the boost is not enabled so  $A_{VDD}$  rises to  $V_{IN}$  -  $V_{DIODE}$  through the output diode. Hence, there is a step at  $A_{VDD}$  during this part of the start up sequence. If this step is not desirable, an external PMOS FET can be used to delay the output until the boost is enabled internally. The delayed output appears at  $A_{VDD}$ .

 $A_{VDD}$  soft-starts at the beginning of the third ramp. The soft-start ramp depends on the value of the  $C_{DLY}$  capacitor. The range of  $C_{DLY}$  capacitor value is from 10nF to 220nF. For  $C_{DLY}$  of 220nF, the soft-start time is ~8ms.

V<sub>OFF</sub> turns on at the start of the fourth peak, at the same time DELB gate goes low to turn on the external PMOS to generate a delayed A<sub>VDD</sub> output.

VON is enabled at the beginning of the sixth ramp.

Once the start-up sequence is complete, the voltage on the  $C_{DLY}$  capacitor remains at 1.15V until either a fault is detected or the EN pin is disabled. If a fault is detected, the voltage on  $C_{DLY}$  rises to 2.4V at which point the chip is disabled until the power is cycled or enable is toggled.

intersil

FN7493.3 April 24, 2009


### A<sub>VDD\_delay</sub> Generation Using DELB

DELB pin is an open drain internal N-FET output used to drive an external optional P-FET to provide a delayed  $A_{VDD}$  supply which also has no initial pedistal voltage (see Figure 15 and compare the  $A_{VDD}$  and  $A_{VDD\_delayed}$  curves). When the part is enabled, the N-FET is held off until  $C_{DLY}$  reaches the 4th peak in the start-up sequence. During this period, the voltage potential of the source and gate of the external P-FET (M0 in application diagram) should be almost the same due to the presence of the resistor (R4)

across the source and gate, hence M0 will be off. Please note that the maximum leakage of DELB in this period is 500nA. To avoid any mis-trigger, the maximum value of R4 should be less than:

$$R_{4\_max} < \frac{V_{GS(th)\_min(M0)}}{500nA}$$
 (EQ. 23)

Where  $V_{GS(th)\_min(M0)}$  is the minimum value of gate threshold voltage of M0.



NOTE: Not to scale

FIGURE 15. START-UP SEQUENCE

After  $C_{DLY}$  reaches the 4th peak, the internal N-FET is turned-on and produces an initial current output of IDELB\_ON1 (~50µA). This current allows the user to control the turn-on inrush current into the  $A_{VDD\_delay}$  supply capacitors by a suitable choice of C4. This capacitor can provide extra delay and also filter out any noise coupled into the gate of M0, avoiding spurious turn-on, however, C4 must not be so large that it prevents DELB reaching 0.6V by the end of the start-up sequence on  $C_{DLY}$ , else a fault time-out ramp on  $C_{DLY}$  will start. A value of 22nF is typically required for C4. The 0.6V threshold is used by the chip's fault detection system and if V(DELB) is still above 0.6V at the end of the power sequencing then a fault time-out ramp will be initiated on  $C_{DLY}$ .

When the voltage at DELB falls below ~0.6V it's current is increased to IDELB\_ON2 (~1.4mA) to firmly pull the DELB voltage to ground.

If the maximum  $V_{GS}$  voltage of M0 is less than the  $A_{VDD}$  voltage being used, then a resistor may be inserted between the DELB pin and the gate of M0 such that it's potential divider action with R4 ensures the gate/source stays below VGS(M0)max. This additional resistor allows much larger values of C4 to be used, and hence longer  $A_{VDD}$  delay, without affecting the fault protection on DELB.

## Component Selection for Start-up Sequencing and Fault Protection

The  $C_{REF}$  capacitor is typically set at 220nF and is required to stabilize the  $V_{REF}$  output. The range of  $C_{REF}$  is from 22nF to 1 $\mu$ F and should not be more than five times the capacitor on  $C_{DEL}$  to ensure correct start-up operation.

The  $C_{DEL}$  capacitor is typically 220nF and has a usable range from 47nF minimum to several microfarads – only limited by the leakage in the capacitor reaching  $\mu A$  levels.

 $C_{DEL}$  should be at least 1/5 of the value of  $C_{REF}$  (see above). Note with 220nF on  $C_{DEL}$  the fault time-out will be typically 50ms and the use of a larger/smaller value will vary this time proportionally (e.g.,  $1\mu F$  will give a fault time-out period of typically 230ms).

#### **Over-Temperature Protection**

An internal temperature sensor continuously monitors the die temperature. In the event that the die temperature exceeds the thermal trip point of +150°C, the device will shut down. Operation with die temperatures between +125°C and +150°C can be tolerated for short periods of time, however, in order to maximize the operating life of the IC, it is recommended that the effective continuous operating junction temperature of the die should not exceed +125°C.

#### Layout Recommendation

The device's performance including efficiency, output noise, transient response and control loop stability is dramatically affected by the PCB layout. PCB layout is critical, especially at high switching frequency.

There are some general guidelines for layout:

- Place the external power components (the input capacitors, output capacitors, boost inductor and output diodes, etc.) in close proximity to the device. Traces to these components should be kept as short and wide as possible to minimize parasitic inductance and resistance.
- 2. Place V<sub>REF</sub> and V<sub>DC</sub> bypass capacitors close to the pins.
- Reduce the loop with large AC amplitudes and fast slew rate.
- The feedback network should sense the output voltage directly from the point of load, and be as far away from LX node as possible.
- 5. The power ground (PGND) and signal ground (SGND) pins should be connected at only one point.
- 6. The exposed die plate, on the underneath of the package, should be soldered to an equivalent area of metal on the PCB. This contact area should have multiple via connections to the back of the PCB as well as connections to intermediate PCB layers, if available, to maximize thermal dissipation away from the IC."
- 7. To minimize the thermal resistance of the package when soldered to a multi-layer PCB, the amount of copper track and ground plane area connected to the exposed die plate should be maximized and spread out as far as possible from the IC. The bottom and top PCB areas especially should be maximized to allow thermal dissipation to the surrounding air.
- 8. Minimize feedback input track lengths to avoid switching noise pick-up.

A demo board is available to illustrate the proper layout implementation.


All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

## **Package Outline Drawing**


# L36.6x6 36 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 5, 08/08







TYPICAL RECOMMENDED LAND PATTERN



- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- 4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.