

# **LP3971**

# Power Management Unit for Advanced Application Processors

# **General Description**

The LP3971 is a multi-function, programmable Power Management Unit, designed especially for advanced application processors. The LP3971 is optimized for low power handheld applications and provides 6 low dropout, low noise linear regulators, three DC/DC magnetic buck regulators, a back-up battery charger and two GPIO's. A high speed serial interface is included to program individual regulator output voltages as well as on/off control.

# **Key Specifications**

#### **Buck Regulators**

- Programmable V<sub>OUT</sub> from 0.725 to 3.3V
- Up to 95% efficiency
- Up to 1.6A output current
- ±3% output voltage accuracy

#### LDO's

- Programmable V<sub>OUT</sub> of 1.0V–3.3V
- ±3% output voltage accuracy
- 150/300/370 mA output currents
  - LDO RTC 30 mA
  - LDO 1 300 mA
  - LDO 2 150 mA
  - LDO 3 150 mA
  - LDO 4 150 mA
  - LDO 5 370 mA
- 100 mV (typ) dropout


#### **Features**


- Compatible with advanced applications processors requiring DVM (Dynamic Voltage Management)
- Three buck regulators for powering high current processor functions or I/O's
- 6 LDO's for powering RTC, peripherals, and I/O's
- Backup battery charger with automatic switch for lithiummanganese coin cell batteries and Super capacitors
- I<sup>2</sup>C compatible high speed serial interface
- Software control of regulator functions and settings
- Precision internal reference
- Thermal overload protection
- Current overload protection
- Tiny 40-pin 5x5 mm LLP package

# **Applications**

- PDA phones
- Smart phones
- Personal Media Players
- Digital cameras
- Application processors
  - Marvell PXA
  - \_ Freescale
  - Samsung

# **Simplified Application Circuit**







\_\_ The I2C lines are pulled up via a I/O source

\_\_ V<sub>IN</sub>LDO4, 5 can either be powered from main battery source, or by a buck regulator or V<sub>IN</sub>.

# **Connection Diagrams and Package Mark Information**

40-Pin Leadless Leadframe Package NS Package Number SQF40A





20180702

Note: Circle marks pin 1 position.

#### Package Mark



Top View


Note: The actual physical placement of the package marking will vary from part to part.

(\*) UZTTY format: 'U' — wafer fab code; 'Z' \_ assembly code; 'XY' 2 digit date code; 'TT' \_ die run code.

See http://www.national.com/quality/marking\_conventions.html for more information on marking information

# **Ordering Information**

Voltage Option	Order Number	Package Type	NSC Package Drawing	Package Marking	Supplied As
Voltage B410	LP3971SQ-B410	40 lead LLP	SQA040AG	71-B410	1000 tape & reel
Voltage B410	LP3971SQX-B410	40 lead LLP	SQA040AG	71-B410	4500 tape & reel
Voltage D510	LP3971SQ-D510	40 lead LLP	SQA040AG	71-D510	1000 tape & reel
Voltage D510	LP3971SQX-D510	40 lead LLP	SQA040AG	71-D510	4500 tape & reel
Voltage F211	LP3971SQ-F211	40 lead LLP	SQA040AG	71-F211	1000 tape & reel
Voltage F211	LP3971SQX-F211	40 lead LLP	SQA040AG	71-F211	4500 tape & reel
Voltage W416	LP3971SQ-W416	40 lead LLP	SQA040AG	71-W416	1000 tape & reel
Voltage W416	LP3971SQX-W416	40 lead LLP	SQA040AG	71-W416	4500 tape & reel
Voltage N510	LP3971SQ-N510	40 lead LLP	SQA040AG	71-N510	1000 tape & reel
Voltage N510	LP3971SQX-N510	40 lead LLP	SQA040AG	71-N510	4500 tape & reel
Voltage P55A	LP3971SQ-P55A	40 lead LLP	SQA040AG	71-P55A	1000 tape & reel
Voltage P55A	LP3971SQX-P55A	40 lead LLP	SQA040AG	71-P55A	4500 tape & reel
Voltage B510	LP3971SQ-B510	40 lead LLP	SQA040AG	71-B510	1000 tape & reel
Voltage B510	LP3971SQX-B510	40 lead LLP	SQA040AG	71-B510	4500 tape & reel
Voltage G824	LP3971SQ-G824	40 lead LLP	SQA040AG	71-G824	1000 tape & reel
Voltage G824	LP3971SQX-G824	40 lead LLP	SQA040AG	71-G824	4500 tape & reel
Voltage Q418	LP3971SQ-Q418	40 lead LLP	SQA040AG	71-Q418	1000 tape & reel
Voltage Q418	LP3971SQX-Q418	40 lead LLP	SQA040AG	71-Q418	4500 tape & reel
Voltage 2G16	LP3971SQ-2G16	40 lead LLP	SQA040AG	71-2G16	1000 tape & reel
Voltage 2G16	LP3971SQX-2G16	40 lead LLP	SQA040AG	71-2G16	4500 tape & reel
Voltage O509	LP3971SQ-O509	40 lead LLP	SQA040AG	71-O509	1000 tape & reel
Voltage O509	LP3971SQX-O509	40 lead LLP	SQA040AG	71-O509	4500 tape & reel
Voltage 7848	LP3971SQ-7848	40 lead LLP	SQA040AG	71-7848	1000 tape & reel
Voltage 7848	LP3971SQX-7848	40 lead LLP	SQA040AG	71-7848	4500 tape & reel
Voltage 8858	LP3971SQ-8858	40 lead LLP	SQA040AG	71-8858	1000 tape & reel
Voltage 8858	LP3971SQX-8858	40 lead LLP	SQA040AG	71-8858	4500 tape & reel



# 

Z	Default V <sub>OUT</sub>
0	1.3
1	1.8
2	2.5
3	2.8
4	3.0
5	3.3
6	1.0
7	1.4
8	1.2
9	1.25
A	1.35

# **Pin Descriptions**

Pin #	Name	I/O	Туре	Description
1	PWR_ON	I	D	This is an active HI push button input which can be used to signal PWR_OI
				and PWR_OFF events to the CPU by controlling the ext_wakup [pin4] and
				select contents of register 8H'02
2	nTEST_JIG	I	D	This is an active LOW input signal used for detecting an external HW ever
				The response is seen in the ext_wakup [pin4] and select contents of regist
				8H'02
3	SPARE	I	D	This is an input signal used for detecting a external HW event. The respons
				is seen in the ext_wakup [pin4] and select contents of register 8H'02. The
				polarity on this pin is assignable
4	EXT_WAKEUP	0	D	This pin generates a single 10mS pulse output to CPU in response to input
				from pin[s] 1, 2, and 3. Flags CPU to interrogate register 8H'02
5	FB1	I	Α	Buck1 input feedback terminal
6	V <sub>IN</sub>	I	PWR	Battery Input (Internal circuitry and LDO1-3 power input)
7	V <sub>OUT</sub> LDO1	0	PWR	LDO1 output
8	V <sub>OUT</sub> LDO2	0	PWR	LDO2 output
9	nRSTI		D	Active low Reset pin. Signal used to reset the IC (by default is pulled high
9	IIIIOII	Į.		internally). Typically a push button reset.
10	GND1	G	G	Ground
11	VREF	0	A	Bypass Cap. for the high internal impedance reference.
12	V <sub>OUT</sub> LDO3	0	PWR	LDO3 output
13	V <sub>OUT</sub> LDO4	0	PWR	LDO4 output
14	V <sub>IN</sub> LDO4	I	PWR	Power input to LDO4, this can be connected to either from a 1.8V supply t
				main Battery supply.
15	V <sub>IN</sub> BUBATT	I	PWR	Back Up Battery input supply.
16	V <sub>OUT</sub> LDO_RTC	0	PWR	LDO_RTC output supply to the RTC of the application processor.
17	nBATT_FLT	0	D	Main Battery fault output, indicates the main battery is low
				(discharged) or the dc source has been removed from the system. This give
				the processor an indicator that the power will shut down. During this time the
				processor will operate from the back up coin cell.
18	PGND2	G	G	Buck2 NMOS Power Ground
19	SW2	0	PWR	Buck2 switcher output
20	V <sub>IN</sub> Buck2	I	PWR	Battery input power to Buck2
21	SDA	I/O	D	I <sup>2</sup> C Data (Bidirectional)
	SCL	I	D	I <sup>2</sup> C Clock
22		<u>'</u>		
23	FB2	<u> </u>	A	Buck2 input feedback terminal
24	nRSTO	0	D	Reset output from the PMIC to the processor
25	V <sub>OUT</sub> LDO5	0	PWR	LDO5 output
26	V <sub>IN</sub> LDO5	I	PWR	Power input to LDO5, this can be connected to V <sub>IN</sub> or to a separate 1.8V
				supply.
27	VDDA	I	PWR	Analog Power for VREF, BIAS
28	FB3	I	Α	Buck3 Feedback
29	GPIO1 /	I/O	D	General Purpose I/O / Ext. backup battery charger enable pin. This pin
	nCHG_EN			enables the main battery / DC source power to charge the backup battery.
				This pin toggled via the application processor. By grounding this pin the D
				source continuously charges the backup battery
30	GPIO2	I/O	D	General Purpose I/O
31	V <sub>IN</sub> Buck3	ı	PWR	Battery input power to Buck3
32	SW3	0	PWR	Buck3 switcher output
			1	·
33	PGND3	G	G	Buck3 NMOS Power Ground

Pin #	Name	1/0	Type	Description	
34	BGND1,2,3	G	G	Bucks 1, 2 and 3 analog Ground	
35	SYNC	I	D	Frequency Synchronization: Connection to an external clock signal PLL to synchronize the PMIC internal oscillator.	
36	SYS_EN	I	D	Input Digital enable pin for the high voltage power domain supplies. Output from the Monahans processor.	
37	PWR_EN	I	D	Digital enable pin for the Low Voltage domain supplies. Output signal from the Monahans processor	
38	PGND1	G	G	Buck1 NMOS Power Ground	
39	SW1	0	PWR	Buck1 Switcher output	
40	VIN Buck1	Ī	PWR	Battery input power to Buck1	

A: Analog Pin D: Digital Pin G: Ground Pin P: Power Pin I: Input Pin I/O: Input/Output Pin O: Output Pin **Note:** In this document active low logic items are prefixed with a lowercase "n"

200V

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

All Inputs  $-0.3V \text{ to } +6.5V \\ \text{GND to GND SLUG} & \pm 0.3V \\ \text{Junction Temperature } (T_{\text{J-MAX}}) & 150^{\circ}\text{C} \\ \text{Storage Temperature} & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \text{Power Dissipation}$ 

 $(T_A = 70^{\circ}C)$  (Note 3) Junction-to-Ambient Thermal

Resistance  $\theta_{JA}$  (Note 3) 25°C/W

Maximum Lead Temp (Soldering) 260°C

ESD Rating (Note 5)
Human Body Model 2 kV

# **Operating Ratings**

Machine Model

 $\begin{array}{lll} V_{IN} \ \ LDO \ 4,5 & 2.7V \ to \ 5.5V \\ V_{EN} & 1.74 \ to \ (V_{IN} \\ Junction \ Temperature \ (T_J) & -40^{\circ}C \ to \ +125^{\circ}C \\ Operating \ Temperature \ (T_A) & -40^{\circ}C \ to \ +85^{\circ}C \end{array}$ 

Maximum Power Dissipation

 $(T_A = 70^{\circ}C)$  (Notes 3, 4) 2.2W

**General Electrical Characteristics** Typical values and limits appearing in normal type apply for  $T_J = 25^{\circ}\text{C}$ . Limits appearing in **boldface** type apply over the entire junction temperature range for operation,  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . (Notes 2, 6)

3.2W

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IN</sub> , VDDA, V <sub>IN</sub> Buck1, 2 and 3	Battery Voltage		2.7	3.6	5.5	V
V <sub>IN</sub> LDO4, V <sub>IN</sub> LDO5	Power Supply for LDO 4 and 5		1.74	3.6	5.5	V
T <sub>SD</sub>	Thermal Shutdown (Note 14)	Temperature		160		°C
		Hysteresis		20		

<sup>\*\*</sup>No input supply should be higher then VDDA

# Supply Specification (Notes 2, 6)

Supply	V <sub>OUT</sub> (V	I <sub>MAX</sub> Maximum Output		
	Range (V)	Resolution (mV)	Current (mA) (Note 14)	
LDO_RTC	Tracking (Note 10)	N/A	30 or 10	
LDO1	1.8 to 3.3	100	300	
LDO2	1.8 to 3.3	100	150	
LDO3	1.8 to 3.3	100	150	
LDO4	1.0 to 3.3	50-600	150	
LDO5	1.0 to 3.3	50-600	370	
BUCK 1	0.8 to 3.3	50-600	1600	
BUCK 2	0.8 to 3.3	50-600	1600	
BUCK 3	0.8 to 3.3	50-600	1600	

# **Default Voltage Options**

Version	LP3971SQ-B410		LP3971SQ-D510		LP3971Q-F211		LP3971SQ-W416	
Enable	Version B		Version C		Version A		Version SW	
LDO_RTC		2.8		2.8		2.8		2.8
		3.0 (w/		3.3 (w/				
LDO1	SYS_EN	Trkg)	SYS_EN	Trkg)	SYS_EN	3.3	SYS_EN	3.0
LDO2	SYS_EN	3.0	SYS_EN	3.3	SYS_EN	3.3	SYS_EN	3.3
LDO3	SYS_EN	3.0	SYS_EN	3.3	SYS_EN	3.3	PWR_EN	2.5
LDO4	PWR_EN	1.3	PWR_EN	1.3	SYS_EN	1.8	SYS_EN	1.0
LDO5	PWR_EN	1.1	PWR_EN	1.1	PWR_EN	3.3	PWR_EN	1.0
BUCK1	PWR_EN	1.4	PWR_EN	1.4	PWR_EN	1.5	PWR_EN	1.2
BUCK2	SYS_EN	3.0	SYS_EN	3.3	SYS_EN	2.5	SYS_EN	3.0
BUCK3	SYS_EN	1.8	SYS_EN	1.8	SYS_EN	1.8	SYS_EN	1.8

Version	LP3971SQ-N510 LP3971SQ-P55A		LP3971SQ-B510		LP3971SQ-O509			
Enable							set to defau	lt 00 on
							system enab	le delay
LDO_RTC	Track	2.8	No Track	2.8	Track	2.8	NoTrack	2.8
LDO1	SYS_EN	3.3	SYS_EN	3.3	SYS_EN	3.0	SYS_EN	3.3
LDO2	SYS_EN	3.0	SYS_EN	3.3	SYS_EN	3.0	SYS_EN	3.3
LDO3	SYS_EN	3.0	SYS_EN	3.3	SYS_EN	3.0	PWR_EN	3.3
LDO4	PWR_EN	1.3	SYS_EN	1.35	PWR_EN	1.3	SYS_EN	1.25
LDO5	PWR_EN	1.1	PWR_EN	1.8	PWR_EN	1.1	SYS_EN	1.25
BUCK1	PWR_EN	1.4	PWR_EN	1.35	PWR_EN	1.4	PWR_EN	3.3
BUCK2	SYS_EN	3.3	SYS_EN	3.3	SYS_EN	3.3	SYS_EN	3.3
BUCK3	SYS_EN	1.8	SYS_EN	3.3	SYS_EN	1.8	SYS_EN	1.3

Version	LP3971S0	Q-G824	LP3971SQ-Q418 LP3971S		LP3971SQ	Q-2G16	
Enable							
LDO_RTC	No Track	2.8	No Track	2.8	No Track	2.8	
LDO1	SYS_EN	2.5	SYS_EN	3.0	SYS_EN	3.3	
LDO2	SYS_EN	2.5	SYS_EN	3.0	SYS_EN	3.3	
LDO3	SYS_EN	3.3	PWR_EN	3.3	PWR_EN	3.3	
LDO4	SYS_EN	3.0	SYS_EN	1.2	SYS_EN	1.0	
LDO5	PWR_EN	2.5	PWR_EN	1.2	PWR_EN	1.0	
BUCK1	PWR_EN	3.3	PWR_EN	1.35	PWR_EN	1.0	
BUCK2	SYS_EN	1.2	SYS_EN	3.0	PWR_EN	1.1	
BUCK3	SYS_EN	2.5	SYS_EN	1.8	SYS_EN	1.8	

Version	LP3971SQ-7848			
Enable				
LDO_RTC	No Track	2.8		
LDO1	SYS_EN	3.0		
LDO2	SYS_EN	2.6		
LDO3	SYS_EN	3.3		
LDO4	SYS_EN	1.2		
LDO5	SYS_EN	1.8		
BUCK1	PWR_EN	1.2		
BUCK2	PWR_EN	1.2		
BUCK3	SYS_EN	3.0		

Version	LP3971SQ-8858				
Enable					
LDO_RTC	No Track	2.8			
LDO1	SYS_EN	3.3			
LDO2	SYS_EN	3.3			
LDO3	SYS_EN	3.3			
LDO4	SYS_EN	1.2			
LDO5	SYS_EN	1.8			
BUCK1	PWR_EN	1.2			
BUCK2	PWR_EN	1.2			
BUCK3	SYS_EN	3.3			

# **LDO RTC**

Unless otherwise noted,  $V_{IN} = 3.6V$ ,  $C_{IN} = 1.0 \,\mu\text{F}$ ,  $C_{OUT} = 0.47 \,\mu\text{F}$ ,  $C_{OUT} \,(V_{RTC}) = 1.0 \,\mu\text{F}$  ceramic. Typical values and limits appearing in normal type apply for  $T_J = 25\,^{\circ}\text{C}$ . Limits appearing in **boldface** type apply over the entire junction temperature range for operation,  $-40\,^{\circ}\text{C}$  to  $+125\,^{\circ}\text{C}$ . (Notes 2, 6, 7) and (Note 10)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>OUT</sub> Accuracy	Output Voltage Accuracy	V <sub>IN</sub> Connected, Load Current = 1 mA	2.632	2.8	2.968	V
ΔV <sub>OUT</sub>	Line Regulation	V <sub>IN</sub> = (V <sub>OUT</sub> nom + 1.0V) to 5.5V (Note 11) Load Current = 1 mA			0.15	%/V
	Load Regulation	From Main Battery Load Current = 1 mA to 30 mA			0.05	
		From Backup Battery V <sub>IN</sub> = 3.0V Load Current = 1 mA to 10 mA			0.5	%/m <b>A</b>
I <sub>SC</sub> §	Short Circuit Current Limit	From Main Battery V <sub>IN</sub> = V <sub>OUT</sub> +0.3V to 5.5V		100		mA
		From Backup Battery		30		]
V <sub>IN</sub> - V <sub>OUT</sub>	Dropout Voltage	Load Current = 10 mA			375	mV
I <sub>Q</sub> _Max	Maximum Quiescent Current	I <sub>OUT</sub> = 0 mA		30		μΑ
TP1	RTC LDO Input Switched from Main Battery to Backup Battery	V <sub>IN</sub> Falling		2.9		V
TP2	RTC LDO Input Switched from Backup Battery to Main Battery	V <sub>IN</sub> Rising		3.0		V
Co	Output Capacitor	Capacitance for Stability	0.7	1.0		μF
		ESR	5		500	mΩ


# LDO 1 to 5

Unless otherwise noted,  $V_{IN} = 3.6V$ ,  $C_{IN} = 1.0 \,\mu\text{F}$ ,  $C_{OUT} = 0.47 \,\mu\text{F}$ ,  $C_{OUT} (V_{RTC}) = 1.0 \,\mu\text{F}$  ceramic. Typical values and limits appearing in normal type apply for  $T_J = 25\,^{\circ}\text{C}$ . Limits appearing in **boldface** type apply over the entire junction temperature range for operation,  $-40\,^{\circ}\text{C}$  to  $+125\,^{\circ}\text{C}$ . (Notes 2, 6, 7, 10, 11, 15) and (Note 16).


Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>OUT</sub>	Output Voltage Accuracy (Default	Load Current = 1 mA	-3		3	%
Accuracy	V <sub>OUT</sub> )					
$\Delta V_{OUT}$	Line Regulation	V <sub>IN</sub> =3.1V to 5.0V, (Note 11) Load			0.15	%/V
		Current = 1 mA				
	Load Regulation	V <sub>IN</sub> = 3.6V,			0.011	%/mA
		Load Current = 1 mA to I <sub>MAX</sub>				
I <sub>sc</sub>	Short Circuit Current Limit	LDO1-4, V <sub>OUT</sub> = 0V		400		А
		LDO5, V <sub>OUT</sub> = 0V		500		mA
V <sub>IN</sub> - V <sub>OUT</sub>	Dropout Voltage	Load Current = 50 mA (Note 7)			150	mV
PSRR	Power Supply Ripple Rejection	f = 10 kHz, Load Current = I <sub>MAX</sub>		45		dB
Ι <sub>Q</sub>	Quiescent Current "On"	I <sub>OUT</sub> = 0 mA		40		
	Quiescent Current "On"	I <sub>OUT</sub> = I <sub>MAX</sub>		60		μΑ
	Quiescent Current "Off"	EN is de-asserted		0.03		
T <sub>ON</sub>	Turn On Time	Start up from Shut-down		300		μsec
C <sub>OUT</sub>	Output Capacitor	Capacitance for Stability	0.33	0.47		
		0°C ≤ T <sub>J</sub> ≤ 125°C				μF
		-40°C ≤ T <sub>J</sub> ≤ 125°C	0.68	1.0		
		ESR	5		500	mΩ

# LDO Dropout Voltage vs. Load Current Collect Data For All LDO's







LDO1 Line Regulation  $V_{OUT} = 1.8 \text{ volts } V_{IN} 3 \text{ to 4 volts Load} = 100 \text{ mA}$ 



LDO1 Load Transient  $V_{IN}$  = 4.1 volts  $V_{OUT}$  = 1.8 volts no-load-100 mA



Enable Start-up time (LDO1)
LDO1 channel 2 LDO4 Channel 1 Sys\_enable from 0 volts
Load = 100mA



20180733

14


20180731


# **Buck Converters SW1, SW2, SW3**

Unless otherwise noted,  $V_{IN}$  = 3.6V,  $C_{IN}$  = 10  $\mu$ F,  $C_{OUT}$  = 10  $\mu$ F,  $L_{OUT}$  = 2.2  $\mu$ H ceramic. Typical values and limits appearing in normal type apply for  $T_J$  = 25°C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation, -40°C to +125°C. (Notes 2, 6, 12) and (Note 13).


Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>OUT</sub>	Output Voltage Accuracy	Default V <sub>OUT</sub>	-3		+3	%
Eff	Efficiency	Load Current = 500 mA		95		%
I <sub>SHDN</sub>	Shutdown Supply Current	EN is de-asserted		0.1		μΑ
	Sync Mode Clock Frequency	Synchronized from 13 MHz System Clock	10.4	13	15.6	MHz
f <sub>osc</sub>	Internal Oscillator Frequency			2.0		MHz
I <sub>PEAK</sub>	Peak Switching Current Limit			2.1	2.4	Α
I <sub>Q</sub>	Quiescent Current "On"	No Load PFM Mode		21		
		No Load PWM Mode		200		μΑ
R <sub>DSON</sub> (P)	Pin-Pin Resistance PFET			240		mΩ
R <sub>DSON</sub> (N)	Pin-Pin Resistance NFET			200		mΩ
T <sub>ON</sub>	Turn On Time	Start up from Shut-down		500		μsec
C <sub>IN</sub>	Input Capacitor	Capacitance for Stability	8			μF
Co	Output Capacitor	Capacitance for Stability	8			μF


# Buck 1 Output Efficiency vs. Load Current Varied from 1mA to 1.5 Amps






 $V_{IN}$  = 4.0, 4.5 volts  $V_{OUT}$  = 1.4 volts Forced PWM









20180736

# Load Transient 3.6 $\rm V_{IN},\,3.3\,\,V_{OUT},\,0-100$ mA load




20180738

# 




20180738

# Line Transient Response $\rm V_{IN}$ = 3, 3.6 V, $\rm V_{OUT}$ = 1.2 V, 250 mA load



20180737

# 



20180739

# **Back-Up Charger Electrical Characteristics**

Unless otherwise noted,  $V_{IN} = V_{BATT} = 3.6V$ . Typical values and limits appearing in normal type apply for  $T_J = 25^{\circ}$ C. Limits appearing in **boldface** type apply over the entire junction temperature range for operation,  $-40^{\circ}$ C to  $+125^{\circ}$ C. (Notes 2, 6) and (Note 8).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IN</sub>	Operational Voltage Range	Voltage at V <sub>IN</sub>	3.3		5.5	V
I <sub>OUT</sub>	Backup Battery Charging Current	V <sub>IN</sub> = 3.6V, Backup_Bat = 2.5V, Backup Battery Charger Enabled (Note 8)		190		μА
V <sub>OUT</sub>	Charger Termination Voltage	V <sub>IN</sub> = 5.0V Backup Battery Charger Enabled. Programmable	2.91	3.1		V
	Backup Battery Charger Short Circuit Current	Backup_Bat = 0V, Backup Battery Charger Enabled		9		mA
PSRR	Power Supply Ripple Rejection Ratio	$I_{OUT} \le 50 \mu A, V_{OUT} = 3.15V$ $V_{OUT} + 0.4 \le V_{BATT} = V_{IN} \le 5.0V$ f < 10  kHz		15		dB
I <sub>Q</sub>	Quiescent Current	I <sub>OUT</sub> < 50 μA		25		μΑ
C <sub>OUT</sub>	Output Capacitance	0 μA ≤ I <sub>OUT</sub> ≤ 100 μA		0.1		μF
	Output Capacitor ESR		5		500	mΩ

# **LP3971 Battery Switch Operation**

The LP3971 has provisions for two battery connections, the main battery Vbat and Backup Battery

The function of the battery switch is to connect power to the RTC LDO from the appropriate battery, depending on conditions described below:

- If only the backup battery is applied, the switch will automatically connect the RTC LDO power to this battery.
- If only the main battery is applied, the switch will automatically connect the RTC LDO power to this battery
- If both batteries are applied, and the main battery is sufficiently charged (Vbat > 3.1V), the switch will automatically connect the RTC LDO power to the main battery.
- As the main battery is discharged a separate circuit called nBATT\_FLT will warn the system. Then if no action is taken to restore the charge on the main battery, and discharging is

continued the battery switch will disconnect the input of the RTC\_LDO from the main battery and connect to the backup battery.

- The main battery voltage at which the RTC LDO is switched over from main to backup battery is 2.8V typically.
- There is a hysteric voltage in this switch operation so; the RTC LDO will not be reconnected to main battery until main battery voltage is greater than 3.1V typically.
- The system designer may wish to disable the battery switch when only a main battery is used. This is accomplished by setting the "no back up battery bit" in the control register 8h'0B bit 7 NBUB. With this bit set to "1", the above described switching will not occur, that is the RTC LDO will remain connected to the main battery even as it is discharged below the 2.9V threshold. The Backup battery input should also be connected to main battery.

# **Logic Inputs and Outputs DC Operating Conditions** (Note 2) Logic Inputs (SYS\_EN, PWR\_EN, SYNC, nRSTI, PWR\_ON, nTEST\_JIG, SPARE and GPI's)

Symbol	Parameter	Conditions	Min	Max	Units
V <sub>IL</sub>	Low Level Input Voltage			0.5	V
V <sub>IH</sub>	High Level Input Voltage		V <sub>RTC</sub> -0.5V		V
I <sub>LEAK</sub>	Input Leakage Current		-1	+1	μA

#### Logic Outputs (nRSTO, EXT\_WAKEUP and GPO's)

Symbol	Parameter	Conditions	Min	Max	Units
V <sub>OL</sub>	Output Low Level	Load = $+0.2 \text{ mA} = I_{OL} \text{ Max}$		0.5	٧
V <sub>OH</sub>	Output High Level	Load = $-0.1 \text{ mA} = I_{OL} \text{ Max}$	V <sub>RTC</sub> -0.5V		V
I <sub>LEAK</sub>	Output Leakage Current	$V_{ON} = V_{IN}$		+5	μΑ

#### Logic Output (nBATT\_FLT)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	nBATT_FLT Threshold Voltage	Programmable via Serial Interface Default = 2.8V	2.4	2.8	3.4	V
V <sub>OL</sub>	Output Low Level	Load = +0.4 mA = I <sub>OL</sub> Max			0.5	V
V <sub>OH</sub>	Output High Level	Load = -0.2 mA = I <sub>OH</sub> Max	V <sub>RTC</sub> -0.5V			V
I <sub>LEAK</sub>	Input Leakage Current				+5	μΑ

# I<sup>2</sup>C Compatible Serial Interface Electrical Specifications (SDA and SCL)

Unless otherwise noted,  $V_{IN} = 3.6V$ . Typical values and limits appearing in normal type apply for  $T_J = 25^{\circ}C$ . Limits appearing in **boldface** type apply over the entire junction temperature range for operation,  $-40^{\circ}C$  to  $+125^{\circ}C$ . (Notes 2, 6) and (Note 9)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IL</sub>	Low Level Input Voltage	(Note 14)	-0.5		0.3 V <sub>RTC</sub>	V
V <sub>IH</sub>	High Level Input Voltage	(Note 14)	0.7 V <sub>RTC</sub>		V <sub>RTC</sub>	
V <sub>OL</sub>	Low Level Output Voltage	(Note 14)	0		0.2 V <sub>TRC</sub>	
I <sub>OL</sub>	Low Level Output Current	V <sub>OL</sub> = 0.4V (Note 14)	3.0			mA
F <sub>CLK</sub>	Clock Frequency	(Note 14)			400	kHz
t <sub>BF</sub>	Bus-Free Time Between Start and Stop	(Note 14)	1.3			μs
t <sub>HOLD</sub>	Hold Time Repeated Start Condition	(Note 14)	0.6			μs
t <sub>CLKLP</sub>	CLK Low Period	(Note 14)	1.3			 μs
t <sub>CLKHP</sub>	CLK High Period	(Note 14)	0.6			 μs
t <sub>SU</sub>	Set Up Time Repeated Start Condition	(Note 14)	0.6			μs
t <sub>DATAHLD</sub>	Data Hold Time	(Note 14)	0			μs
t <sub>CLKSU</sub>	Data Set Up Time	(Note 14)	100			ns
T <sub>SU</sub>	Set Up Time for Start Condition	(Note 14)	0.6			μs
T <sub>TRANS</sub>	Maximum Pulse Width of Spikes that Must be Suppressed by the Input Filter of Both DATA & CLK Signals	(Note 14)		50		ns

**Note 1:** Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pin.

Note 3: In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation: TA-MAX = TJ-MAX-OP - ( $\theta_{JA}$  x PD-MAX).

Note 4: Junction-to-ambient thermal resistance  $(\theta_{JA})$  is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51–7. The test board is a 4-layer FR-4 board measuring 102 mm x 76 mm x 1.6 mm with a 2x1 array of thermal vias. The ground plane on the board is 50 mm x 50 mm. Thickness of copper layers are 36  $\mu$ m/1.8  $\mu$ m/18  $\mu$ m/36  $\mu$ m (1.5 oz/1 oz/1.5 oz). Ambient temperature in simulation is 22° C, still air. Power dissipation is 1W. Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. The value of  $\theta_{JA}$  of this product can vary significantly, depending on PCB material, layout, and environmental conditions. In applications where high maximum power dissipation exists (high  $V_{IN}$ , high  $I_{OUT}$ ), special care must be paid to thermal dissipation issues. For more information on these topics, please refer to *Application Note 1187: Leadless Leadframe Package (LLP) and the Power Efficiency and Power Dissipation* section of this datasheet.

Note 5: The Human body model is a 100 pF capacitor discharged through a 1.5 k  $\Omega$  resistor into each pin. (MIL-STD-883 3015.7) The machine model is a 200 pF capacitor discharged directly into each pin. (EAIJ)

Note 6: All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are production tested, guaranteed through statistical analysis or guaranteed by design. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Note 7: Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.

Note 8: Back-up battery charge current is programmable via the I2C compatible interface. Refer to the Application Section for more information.

Note 9: The  $1^2C$  signals behave like open-drain outputs and require an external pull-up resistor on the system module in the  $2~k\Omega$  to  $20~k\Omega$  range.

Note 10: LDO\_RTC voltage can track LDO1 voltage. LP3971 has a tracking function (nIO\_TRACK). When enabled, LDO\_RTC voltage will track LDO1 voltage within 200mV down to 2.8V when LDO1 is enabled

Note 11:  $V_{IN}$  minimum for line regulation values is 2.7V for LDOs 1–3 and 1.8V for LDOs 4 and 5. Condition does not apply to input voltages below the minimum input operating voltage.

Note 12: The input voltage range recommended for ideal applications performance for the specified output voltages is given below:

 $V_{IN} = 2.7V$  to 5.5V for  $0.80V < V_{OUT} < 1.8V$ 

 $V_{IN} = (V_{OUT} + 1V)$  to 5.5V for 1.8V  $\leq V_{OUT} \leq$  3.3V

Note 13: Test condition: for  $V_{OUT}$  less than 2.7V,  $V_{IN}$  = 3.6V; for  $V_{OUT}$  greater than or equal to 2.7V,  $V_{IN}$  =  $V_{OUT}$  1V.

Note 14: This electrical specification is guaranteed by design.

Note 15: An increase in the load current results in a slight decrease in the output voltage and vice versa.

Note 16: Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply for input voltages below 2.7V for LDOs 1–3 and 1.8V for LDOs 4 and 5.

# **Buck Converter Operation**

#### **DEVICE INFORMATION**

The LP3971 includes three high efficiency step down DC-DC switching buck converters. Using a voltage mode architecture with synchronous rectification, the buck converters have the ability to deliver up to 1600 mA depending on the input voltage, output voltage, ambient temperature and the inductor chosen.

There are three modes of operation depending on the current required - PWM, PFM, and shutdown. The device operates in PWM mode at load currents of approximately 100 mA or higher, having voltage tolerance of  $\pm 3\%$  with 95% efficiency or better. Lighter load currents cause the device to automatically switch into PFM for reduced current consumption. Shutdown mode turns off the device, offering the lowest current consumption ( $I_{Q,\;SHUTDOWN}=0.01\;\mu A\;typ$ ).

Additional features include soft-start, under voltage protection, current overload protection, and thermal shutdown protection.

The part uses an internal reference voltage of 0.5V. It is recommended to keep the part in shutdown until the input voltage is 2.7V or higher.

#### **CIRCUIT OPERATION**

The buck converter operates as follows. During the first portion of each switching cycle, the control block turns on the internal PFET switch. This allows current to flow from the input through the inductor to the output filter capacitor and load. The inductor limits the current to a ramp with a slope of  $(V_{IN}-V_{OUT})/L$ , by storing energy in a magnetic field.

During the second portion of each cycle, the controller turns the PFET switch off, blocking current flow from the input, and then turns the NFET synchronous rectifier on. The inductor draws current from ground through the NFET to the output filter capacitor and load, which ramps the inductor current down with a slope of  $-V_{\text{OUT}}/L.$ 

The output filter stores charge when the inductor current is high, and releases it when inductor current is low, smoothing the voltage across the load.

The output voltage is regulated by modulating the PFET switch on time to control the average current sent to the load. The effect is identical to sending a duty-cycle modulated rectangular wave formed by the switch and synchronous rectifier at the SW pin to a low-pass filter formed by the inductor and output filter capacitor. The output voltage is equal to the average voltage at the SW pin.

#### **PWM OPERATION**

During PWM operation the converter operates as a voltage mode controller with input voltage feed forward. This allows the converter to achieve good load and line regulation. The DC gain of the power stage is proportional to the input voltage. To eliminate this dependence, feed forward inversely proportional to the input voltage is introduced.

While in PWM (Pulse Width Modulation) mode, the output voltage is regulated by switching at a constant frequency and then modulating the energy per cycle to control power to the load. At the beginning of each clock cycle the PFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator can also turn off the switch in case the current limit of the PFET is exceeded. Then the NFET switch is turned on and the inductor current ramps down. The

next cycle is initiated by the clock turning off the NFET and turning on the PFET.




FIGURE 1. Typical PWM Operation

#### **Internal Synchronous Rectification**

While in PWM mode, the converters uses an internal NFET as a synchronous rectifier to reduce rectifier forward voltage drop and associated power loss. Synchronous rectification provides a significant improvement in efficiency whenever the output voltage is relatively low compared to the voltage drop across an ordinary rectifier diode.

#### **Current Limiting**

A current limit feature allows the converters to protect itself and external components during overload conditions. PWM mode implements current limiting using an internal comparator that trips at 2.0 A (typ). If the output is shorted to ground the device enters a timed current limit mode where the NFET is turned on for a longer duration until the inductor current falls below a low threshold, ensuring inductor current has more time to decay, thereby preventing runaway.

#### **PFM OPERATION**

At very light loads, the converter enters PFM mode and operates with reduced switching frequency and supply current to maintain high efficiency.

The part will automatically transition into PFM mode when either of two conditions occurs for a duration of 32 or more clock cycles:

- A: The inductor current becomes discontinuous.
- **B:** The peak PMOS switch current drops below the  $I_{MODE}$  level, (Typically  $I_{MODE} < 30$  mA +  $V_{IN}/42\Omega$ ).




FIGURE 2. Typical PFM Operation

During PFM operation, the converter positions the output voltage slightly higher than the nominal output voltage during PWM operation, allowing additional headroom for voltage drop during a load transient from light to heavy load. The PFM comparators sense the output voltage via the feedback pin and control the switching of the output FETs such that the output voltage ramps between <0.6% and <1.7% above the nominal PWM output voltage. If the output voltage is below

the "high" PFM comparator threshold, the PMOS power switch is turned on. It remains on until the output voltage reaches the 'high' PFM threshold or the peak current exceeds the IPFM level set for PFM mode. The typical peak current in PFM mode is: IPFM = 112 mA +  $V_{IN}/27\Omega$ . Once the PMOS power switch is turned off, the NMOS power switch is turned on until the inductor current ramps to zero. When the NMOS zero-current condition is detected, the NMOS power switch is turned off. If the output voltage is below the 'high' PFM comparator threshold (see Figure 3), the PMOS switch is again turned on and the cycle is repeated until the output reaches the desired level. Once the output reaches the 'high' PFM threshold, the NMOS switch is turned on briefly to ramp the inductor current to zero and then both output switches are turned off and the part enters an extremely low power mode. Quiescent supply current during this 'sleep' mode is 21 µA (typ), which allows the part to achieve high efficiencies under extremely light load conditions. When the output drops below the 'low' PFM threshold, the cycle repeats to restore the output voltage (average voltage in PFM mode) to <1.15% above the nominal PWM output voltage. If the load current should increase during PFM mode (see Figure 3) causing the output voltage to fall below the 'low2' PFM threshold, the part will automatically transition into fixed-frequency PWM mode. Typically when  $V_{IN} = 3.6V$  the part transitions from PWM to PFM mode at 100 mA output current.




FIGURE 3. Operation in PFM Mode and Transfer to PWM Mode

#### **SHUTDOWN MODE**

During shutdown the PFET switch, reference, control and bias circuitry of the converters are turned off. The NFET switch will be open in shutdown to discharge the output. When the converter is enabled, EN, soft start is activated. It is recommended to disable the converter during the system power up and undervoltage conditions when the supply is less than 2.7V.

#### **SOFT START**

The buck converter has a soft-start circuit that limits in-rush current during start-up. During start-up the switch current limit is increased in steps. Soft start is activated only if EN goes from logic low to logic high after  $V_{\rm IN}$  reaches 2.7V. Soft start is implemented by increasing switch current limit in steps of 213 mA, 425 mA, 850 mA and 1700 mA (typ. Switch current limit). The start-up time thereby depends on the output capacitor and load current demanded at start-up. Typical start-up times with 10  $\mu F$  output capacitor and 1000 mA load current is 390  $\mu s$  and with 1 mA load current is 295  $\mu s$ .

#### **LDO - LOW DROP OUT OPERATION**

The LP3971 can operate at 100% duty cycle (no switching; PMOS switch completely on) for low drop out support of the output voltage. In this way the output voltage will be controlled down to the lowest possible input voltage. When the device operates near 100% duty cycle, output voltage ripple is approximately 25 mV. The minimum input voltage needed to support the output voltage is

$$V_{IN, MIN} = I_{LOAD} * (R_{DSON, PFET} + R_{INDUCTOR}) + V_{OUT}$$

Load Current

R<sub>DSON, PFET</sub>
 Drain to source resistance of PFET switch in the triode region

R<sub>INDUCTOR</sub>
 Inductor resistance

#### **SPREAD SPECTRUM FEATURE**

Periodic switching in the buck regulator is inherently a noisier function block compared to an LDO. It can be challenging in some critical applications to comply with stringent regulatory standards or simply to minimize interference to sensitive circuits in space limited portable systems. The regulator's switching frequency and harmonics can cause "noise" in the signal spectrum. The magnitude of this noise is measured by its power spectral density. The power spectral density of the switching frequency,  $F_{\rm C}$ , is one parameter that system designers want to be as low as practical to reduce interference to the environment and subsystems within their products. The LP3971 has a user selectable function on chip, wherein a noise reduction technique known as "spread spectrum" can be employed to ease customer's design and production issues.

The principle behind spread spectrum is to modulate the switching frequency slightly and slowly, and spread the signal frequency over a broader bandwidth. Thus, its power spectral density becomes attenuated, and the associated interference electro-magnetic energy is reduced. The clock used to modulate the LP3971 buck regulator can be used as a spread spectrum clock via 2 I<sup>2</sup>C control register (System Control Register 1 (SCR1) 8h'80) bits bk\_ssen, and slomod. With this feature enabled, the intense energy of the clock frequency can be spread across a small band of frequencies in the neighborhood of the center frequency. This results in a reduction of the peak energy!

The LP3971 spread spectrum clock uses a triangular modulation profile with equal rise and fall slopes. The modulation has the following characteristics:

The center frequency:

 $F_C = 2 MHz$ , and

The modulating frequency,

 $f_{\rm M} = 6.8 \text{ kHz or } 12 \text{ kHz.}$ 


Peak frequency deviation:

 $\Delta_f = \pm 100 \text{ kHz (or } \pm 5\%)$ 

Modulation index

 $\beta = \Delta_f/f_M = 14.7 \text{ or } 8.3$ 

#### Switching Energy RBW = 300 Hz




20180741

# I<sup>2</sup>C Compatible Interface

#### **I2C DATA VALIDITY**


The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when CLK is LOW.



#### I2C START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I2C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I2C master always generates

START and STOP bits. The I2C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I2C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.



#### TRANSFERRING DATA


Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. The number of bytes that can be transmitted per transfer is unrestricted. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an

acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received. After the START condition, a chip address is sent by the I2C master. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LP3971 address is 34h. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.

#### I2C CHIP ADDRESS - 7h'34


MSB							
ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	R/W
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	1	1	0	1	0	0	R/W

#### **Write Cycle**



#### **Read Cycle**

When a READ function is to be accomplished, a WRITE function must precede the READ function as follows.




w = write (SDA = "0")

r = read (SDA = "1")

ack = acknowledge (SDA pulled down by either master or slave)

rs = repeated start

id = 34h (Chip Address)



24

# LP3971 I<sup>2</sup>C Register Definitions

#### I<sup>2</sup>C CONTROL REGISTERS

Register Address	Register Name	Read/ Write	Register Description	
8h'02	ISR	R	Interrupt Status Register A	
8h'07	SCR1	R/W	System Control Register 1	
8h'0B	BBCC	R/W	Backup Battery Charger Control Register	
8h'0E	SCR2	R/W	System Control Register 2	
8h'10	BOVEN	R/W	Buck Output Voltage Enable Register	
8h'11	BOVSR	R	Buck Output Voltage Status Register	
8h'12	LDOEN	R/W	LDO Output Voltage Enable Register	
8h'13	LDOVS	R	LDO Output Voltage Status Register	
8h'20	V <sub>CC</sub> 1	R/W	Voltage Change Control Register 1	
8h'23	B1TV1	R/W	Buck 1 Target Voltage 1 Register	
8h'24	B1TV2	R/W	Buck 1 Target Voltage 2 Register	
8h'25	B1RC	R/W	Buck 1 Ramp Control	
8h'29	B2TV1	R/W	Buck 2 Target Voltage 1 Register	
8h'2A	B2TV2	R/W	Buck 2 Target Voltage 2 Register	
8h'2B	B2RC	R/W	Buck 2 Voltage Ramp Control	
8h'32	B3TV1	R/W	Buck 3 Target Voltage 1 Register	
8h'33	B3TV2	R/W	Buck 3 Target Voltage 2 Register	
8h'34	B3RC	R/W	Buck 3 Voltage Ramp Control	
8h'38	BFR	R/W	Buck Function Register	
8h'39	L21VCR	R/W	LDO2 & 1 Voltage Control Registers	
8h'3A	L43VCR	R/W	LDO4 & LDO3 Voltage Control Registers	
8h'3B	L5VCR	R/W	LDO5 Voltage Control Registers	

#### INTERRUPT STATUS REGISTER (ISR) 8H'02

Bit	7	6	5	4	3	2	1	0
Designation	T100	T125	GPI2	GPI1	WUP3	WUP2	WUPT	WUPS
Reset Value	0	0	0	0	0	0	0	0

# INTERRUPT STATUS REGISTER (ISR) 8H'02 DEFINITIONS

Bit	Access	Name	Description
7		_	Reserved
6	R	T125	Status bit for thermal warming PMIC T>125°C
			0 = PMIC Temp. <125°C
			1 = PMIC Temp. >125°C
5	R	GPI2	Status bit for the input read in from GPIO 2 when set as Input
			0 = GPI2 Logic Low
			1 = GPI2 Logic High
4	R	GPI1	Status bit for the input read in from GPIO 1 when set as Input
			0 = GPI1 Logic Low
			1 = GPI1 Logic High
3	R	WUP3	PWR_ON Pin Long Pulse Wake Up Status
			0 = 1 No wake up event
			1 = Long pulse wake up event
2	R	WUP2	PWR_ON Pin Short Pulse Wake Up Status
			0 = No wake up event
			1 = Short pulse wake up event

Bit	Access	Name	Description
1	R	WUPT	TEST_JIG Pin Wake Up Status
			0 = No wake up event
			1 = Wake up event
0	R	WUPS	SPARE Pin Wake Up Status
			0 = No wake up event
			1 = Wake up event

# SYSTEM CONTROL REGISTER 1 (SCR1) 8H'07

Bit	7	6	5	4	3	2	1	0
Designation	BPSEN	Reserved	SEN	DL**	FPWM3	FPWM2	FPWM1	ECEN
Reset Value	0	1	1**	0**	0	0	0	0

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

#### SYSTEM CONTROL REGISTER 1 (SCR1) 8H'07 DEFINITIONS

Bit	Access	Name		De	scription					
7	R/W	BPSEN	Bypass System enable	e safety Lock. Prevent	s activation of PWR_EN when SYS_EN is low.					
			0 = PWR_EN "AND" w	ith SYS_EN signal						
			1 = PWR_EN independent	dent of SYS_EN						
6	-	_	Reserved							
5:4	R/W	SENDL	Delay time for High Vo	Delay time for High Voltage Power Domains LDO2, LDO3, LDO4, Buck2, and Buck3 after						
			activation of SYS_EN.	V <sub>CC</sub> _LDO1 has no de	lay.					
			Data Code	Delay mS	Notes					
			2h'0	0.0						
			2h'1	0.5						
			2h'2	1.0	Default					
			2h'3	1.4						
3	R/W	FPWM3	Buck 3 PWM/PFM Mo	de Select						
			0 - Auto Switch between	en PFM and PWM ope	eration					
			1 - PWM Mode Only w	vill not switch to PFM						
2	R/W	FPWM2	Buck 2 PWM/PFM Mo	de Select						
			0 - Auto Switch between	en PFM and PWM ope	eration					
			1 - PWM Mode Only w	vill not switch to PFM						
1	R/W	FPWM1	Buck 1 PWM/PFM Mo	de Select						
			0 - Auto Switch between	en PFM and PWM ope	eration					
			1 - PWM Mode Only w	vill not switch to PFM						
0	R/W	ECEN	External Clock Select							
			0 = Internal Oscillator	clock for Buck Conver	ters					
			1 = External 13 MHz C	Scillator clock for Buc	k Converters					

# BACKUP BATTERY CHARGER CONTROL REGISTER (BBCC) 8H'0B

Bit	7	6	5 4 3		3	2	1	0
Designation	NBUB	CNBFL	nBFLT		•	BUCEN	IBUC	
Reset Value	0	0	0 1 0		0	0	0	1

# BACKUP BATTERY CHARGER CONTROL REGISTER (BBCC) 8H'0B DEFINITIONS

Bit	Access	Name		Description					
7	R/W	NBUB	No back-up battery defau	It setting. Logic will n	ot allow switch over to back-up				
			battery.						
			0 = Back up Battery Enab	oled					
			1 = Back up Battery Disab	oled					
6			Reserved						
5:3	R/W	BFLT	nBATT_FLT monitors the voltages listed below.	nBATT_FLT monitors the battery voltage and can be set to the De-asse voltages listed below.					
			Data Code	Asserted	De-Asserted				
			3h'00	2.4	2.6				
			3h'01	2.6	2.8				
			3h'02	2.8	3.0				
			3h'03	3.0	3.2				
			3h'04	3.2	3.4				
			3h'05	3.4	3.6				
2	R/W	BUCEN	Enables backup battery c	harger					
			0 = Back up Battery Char	ger Disabled					
			1 = Back up Battery Char	ger Enabled					
1:0	R/W	IBUC	Charger current setting fo	r back-up battery					
			Data Code		BU Charger I (μA)				
			2h'00		260				
			2h'01	2h'01					
			2h'02	325					
			2h'03		390				

# SYSTEM CONTROL REGISTER (SCR2) 8H'0E

Bit	7	6	5	4	3	2	1	0
Designation	BBCS	SEB2	BPTR**	WUP3_ sense	GP	102	GP	IO1
Reset Value	1	0	0**	1	0	0	0	0

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

# SYSTEM CONTROL REGISTER (SCR2) 8H'0E DEFINITIONS

Bit	Access	Name		Description					
7	R/W	BBCS	Sets GPIO1 as contr	ol input for Back Up battery charger					
			0 = Back Up battery	Charger GPIO Disabled					
			1 = Back Up battery	Charger GPIO Pin Enabled					
6	R/W	SEB2	PWR_EN soft Low vo	oltage Supply Enabled OR'ed with PWR_EN Pin					
			0 = Low voltage Sup	ply Output Enabled					
			1 = Low voltage Sup	ply Output Disabled					
5	R/W	BPTR	Bypass RTC_LDO Output Voltage to LDO1 Output Voltage Tracking						
			0 = RTC_LDO1 Tracking enabled						
			1 = RTC-LDO1 Track	= RTC-LDO1 Tracking disabled					
4	R/W	WUP3_	Spare Wakeup control input						
		sense	0 = Active High						
			1 = Active Low						
3:2	R/W	GPIO2	Configure direction and output sense of GPIO2 Pin						
			Data Code	GPIO2					
			2h'00	Hi-Z					
			2h'01	Output Low					
			2h'02	Input					
			2h'03	Output high					
1:0	R/W	GPIO1	Configure direction a	nd output sense of GPIO1 Pin					
			Data Code	GPIO1					
			2h'00	Hi-Z					
			2h'01	Output Low					
			2h'02	Input					
			2h'03	Output high					

# BUCKS OUTPUT VOLTAGE ENABLE REGISTER (BOVEN) 8H'10

Bit	7	6	5	4	3	2	1	0
Designation	Reserved	B2ENC**	Reserved	B3EN	Reserved	B2EN	Reserved	B1EN
Reset Value	0	1**	0	1	0	1	0	1

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

#### **BUCKS ENABLE REGISTER (BOVEN) 8H'10 DEFINITIONS**

Bit	Access	Name	Description			
7	_	_	Reserved			
6	R/W	B2ENC	Connects Buck 2 enable to SYS_EN or PWR_EN Logic Control pin 0 = Buck 2 enable connected to PWR_EN 1 = Buck 2 enable connected to SYS_EN			
5	_	_	Reserved			
4	R/W	B3EN	V <sub>CC</sub> Buck3 Supply Output Enabled 0 = V <sub>CC</sub> Buck3 Supply Output Disabled 1 = V <sub>CC</sub> Buck3 Supply Output Enabled			
3	_	_	Reserved			
2	R/W	B2EN	V <sub>CC</sub> _Buck2 Supply Output Enabled 0 = V <sub>CC</sub> _Buck2 Supply Output Disabled 1 = V <sub>CC</sub> _Buck2 Supply Output Enabled			
1	_	_	Reserved			
0	R/W	B1EN	V <sub>CC</sub> _Buck1 Supply Output Enabled  0 = V <sub>CC</sub> _Buck1 Supply Output Disabled  1 = V <sub>CC</sub> _Buck1 Supply Output Enabled			

#### **BUCK STATUS REGISTER (BOVSR) 8H'11**

Bit	7	6	5	4	3	2	1	0
Designation	BT_OK	Reserved	Reserved	B3_OK	Reserved	B2_OK		B1_OK
Reset Value	0	0	0	0	0	0	0	0

# **BUCK STATUS REGISTER (BOVSR) 8H'11 DEFINITIONS**

Bit	Access	Name	Description
7	R	BT_OK	Buck 1–3 Supply Output Voltage Status
			0 = (Buck 1-3) output voltage <90% Default value
			1 = (Buck 1–3) output voltage >90% Default value
6:5	_	_	Reserved
4	R	B3_OK	Buck 3 Supply Output Voltage Status
			0 = (Buck 3) output voltage <90% Default value
			1 = (Buck 3) output voltage >90% Default value
3	_	_	Reserved
2	R	B2_OK	Buck 2 Supply Output Voltage Status
			0 = (Buck 2) output voltage <90% Default value
			1 = (Buck 2) output voltage >90% Default value
1		_	Reserved
0	R	B1_OK	Buck 1 Supply Output Voltage Status
			0 = (Buck 1) output voltage <90% Default value
			1 = (Buck 1) output voltage >90% Default value

# LDO OUTPUT VOLTAGE ENABLE REGISTER (LDOEN) 8H'12

Bit	7	6	5	4	3	2	1	0
Designation	L5EC**	L4EC**	LDO5_EN	LDO4_EN	LDO3_EN	LDO2_EN	LDO1_EN	Reserved
Reset Value	0**	0**	1	1	1	1	1	0

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

#### LDO OUTPUT VOLTAGE ENABLE REGISTER (LDOEN) 8H'12 DEFINITIONS

Bit	Access	Name	Description
7	R/W	L5EC	Connects LDO5 enable to SYS_EN or PWR_EN Logic Control pin
			0 = LDO 5 enable connected to PWR_EN
-			1 = LDO 5 enable connected to SYS_EN
6	R/W	L4EC	Connects LDO4 enable to SYS_EN or PWR_EN Logic Control pin
			0 = LDO 4 enable connected to PWR_EN
			1 = LDO 4 enable connected to SYS_EN
5	R/W	LDO5_EN	LDO_5 Output Voltage Enable
			0 = LDO5 Supply Output Disabled
			1 = LDO5 Supply Output Enabled
4	R/W	LDO4_EN	LDO_4 Output Voltage Enable
			0 = LDO4 Supply Output Disabled
			1 = LDO4 Supply Output Enabled
3	R/W	LDO3_EN	LDO_3 Output Voltage Enable
			0 = LDO3 Supply Output Disabled
			1 = LDO3 Supply Output Enabled
2	R/W	LDO2_EN	LDO_2 Output Voltage Enable
			0 = LDO2 Supply Output Disabled
			1 = LDO2 Supply Output Enabled
1	R/W	LDO1_EN	LDO_1 Output Voltage Enable
			0 = LDO1 Supply Output Disabled
			1 = LDO1 Supply Output Enabled
0			Reserved

#### LDO OUTPUT VOLTAGE STATUS REGISTER (LDOVS) 8H'13

Bit	7	6	5	4	3	2	1	0
Designation	LDOS_OK	N/A	LDO5_0K	LDO4_OK	LDO3_OK	LDO2_OK	LDO1_OK	N/A
Reset Value	0	0	0	0	0	0	0	0

#### LDO OUTPUT VOLTAGE STATUS REGISTER (LDOVS) 8H'13 DEFINITIONS

Bit	Access	Name	Description
7	R	LDO_OK	LDO 1–5 Supply Output Voltage Status
			0 = (LDO 1-5) output voltage <90% of selected value
			1 = (LDO 1–5) output voltage >90% of selected value
6	_	_	Reserved
5	R	LDO5_OK	LDO_5 Output Voltage Status
			0 = (V <sub>CC</sub> _LDO5) output voltage <90% of selected value
			1 = (V <sub>CC</sub> _LDO5) output voltage >90% of selected value
4	R	LDO4_OK	LDO_4 Output Voltage Status
			0 = (V <sub>CC</sub> _LDO4) output voltage <90% of selected value
			1 = (V <sub>CC</sub> _LDO4) output voltage >90% of selected value
3	R	LDO3_OK	LDO_3 Output Voltage Status
			0 = (V <sub>CC</sub> _LDO3) output voltage <90% of selected value
			1 = (V <sub>CC</sub> _LDO3) output voltage >90% of selected value

30

Bit	Access	Name	Description
2	R	LDO2_OK	LDO_2 Output Voltage Status
			0 = (V <sub>CC</sub> _LDO2) output voltage <90% of selected value
			1 = (V <sub>CC</sub> _LDO2) output voltage >90% of selected value
1	R	LDO1_OK	LDO_1 Output Voltage Status
			0 = (V <sub>CC</sub> _LDO1) output voltage <90% of selected value
			1 = (V <sub>CC</sub> _LDO1) output voltage >90% of selected value
0	_	_	Reserved

# VOLTAGE CHANGE CONTROL REGISTER 1 ( $V_{CC}1$ ) 8H'20

Bit	7	6	5	4	3	2	1	0
Designation	B3VS	B3GO	B2VS	B2GO	Reserved		B2VS	B2GO
Reset Value	0	0	0	0	0	0	0	0

# VOLTAGE CHANGE CONTROL REGISTER 1 ( $V_{CC}1$ ) 8H'20 DEFINITIONS

Bit	Access	Name	Description
7	R/W	B3VS	Buck 3 Target Voltage Select 0 = Buck 3 Output Voltage to B3TV1
			1 = Buck 3 Output Voltage to B3TV2
6	R/W	B3GO	Start Buck 3 Voltage Change 0 = Hold Buck 3 Output Voltage at current level 1 = Ramp Buck 3 Output Voltage as selected by B3VS
5	R/W	B2VS	Buck 2 Target Voltage Select 0 = Buck 2 Output Voltage to B2TV1 1 = Buck 2 Output Voltage to B2TV2
4	R/W	B2GO	Start Buck 2 Voltage Change 0 = Hold Buck 2 Output Voltage at current level 1 = Ramp Buck 2 Output Voltage as selected by B2VS
3:2	_	_	Reserved
1	R/W	B1VS	Buck 1 Target Voltage Select 0 = Buck 1 Output Voltage to B1TV1 1 = Buck 1 Output Voltage to B1TV2
0	R/W	B1GO	Start Buck 1 Voltage Change 0 = Hold Buck 1 Output Voltage at current level 1 = Ramp Buck 1 Output Voltage as selected by B1VS

# BUCK1 TARGET VOLTAGE 1 REGISTER (B1TV1) 8H'23

Bit	7	6	5	4	3	2	1	0	
Designation		Reser	ved	Buck 1 Output Voltage (B1OV)**					
Reset Value	0	0	0**	0**	1**	1**	0**	1**	

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

#### **BUCK1 TARGET VOLTAGE 1 REGISTER (B1TV1) 8H'23 DEFINITIONS**

Bit	Access	Name		Desc	cription	
7:5	_	_	Reserved			
4:0	R/W	B1OV	Output Voltage			
			Data Code	(V)	Data Code	(V)
			5h'01	0.80	5h'0D	1.40
			5h'02	0.85	5h'0E	1.45
			5h'03	0.90	5h'0F	1.50
			5h'04	0.95	5h'11	1.60
			5h'05	1.00	5h'12	1.65
			5h'06	1.05	5h'13	1.70
			5h'07	1.10	5h'14	1.80
			5h'08	1.15	5h'15	1.90
			5h'09	1.20	5h'16	2.50
			5h'0A	1.25	5h'17	2.80
			5h'0B	1.30	5h'18	3.00
			5h'0C	1.35	5h'19	3.30

#### **BUCK1 TARGET VOLTAGE 2 REGISTER (B1TV2) 8H'24**

Bit	7	6	5	4	3	2	1	0	
Designation	Reserved			Buck 1 Output Voltage (B1OV)**					
Reset Value 0 0			0	0**	1**	1**	0**	1**	

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

#### **BUCK1 TARGET VOLTAGE 2 REGISTER (B1TV2) 8H'24 DEFINITIONS**

Bit	Access	Name		Desc	cription	
7:5		_	Reserved			
4:0	R/W	B1OV	Output Voltage			
			Data Code	(V)	Data Code	(V)
			5h'01	0.80	5h'0D	1.40
			5h'02	0.85	5h'0E	1.45
			5h'03	0.90	5h'0F	1.50
			5h'04	0.95	5h'11	1.60
			5h'05	1.00	5h'12	1.65
			5h'06	1.05	5h'13	1.70
			5h'07	1.10	5h'14	1.80
			5h'08	1.15	5h'15	1.90
			5h'09	1.20	5h'16	2.50
			5h'0A	1.25	5h'17	2.80
			5h'0B	1.30	5h'18	3.00
			5h'0C	1.35	5h'19	3.30

# BUCK 1 VOLTAGE RAMP CONTROL REGISTER (B1RC) 8H'25

Bit	7	6	5	4	3	2	1	0
Designation		Rese	erved			Ramp	Rate	
Reset Value	0	0	0	0	1	0	1	0

#### **BUCK 1 VOLTAGE RAMP CONTROL REGISTER (B1RC) 8H'25 DEFINITIONS**

Bit	Access	Name		Description	
7:5	_	_	Reserved		
4:0	R/W	B1RS	DVM Ramp Speed		
			Data Code	Ramp Rate (mV/µs)	
			4h'0	Instant	
			4h'1	1	
			4h'2	2	
			4h'3	3	
			4h'4	4	
			4h'5	5	
			4h'6	6	
			4h'7	7	
			4h'8	8	
			4h'9	9	
			4h'A	10	

# **BUCK 2 TARGET VOLTAGE 1 REGISTER (B2TV1) 8H'29**

Bit	7	6	5	4	3	2	1	0	
Designation	ı	Reserve	t	Buck 2 Output Voltage (B2OV)**					
Reset Value 0 0 0			1**	1**	0**	0**	0**		

**Note:** \*\* denotes EPROM programmable registers for default value.

### BUCK 2 TARGET VOLTAGE 1 REGISTER (B2TV1) 8H'29 DEFINITIONS

Bit	Access	Name		Desc	ription	
7:5	_	_	Reserved			
4:0	R/W	B2OV	Output Voltage			
			Data Code	(V)	Data Code	(V)
			5h'01	0.80	5h'0D	1.40
			5h'02	0.85	5h'0E	1.45
			5h'03	0.90	5h'0F	1.50
			5h'04	0.95	5h'11	1.60
			5h'05	1.00	5h'12	1.65
			5h'06	1.05	5h'13	1.70
			5h'07	1.10	5h'14	1.80
			5h'08	1.15	5h'15	1.90
			5h'09	1.20	5h'16	2.50
			5h'0A	1.25	5h'17	2.80
			5h'0B	1.30	5h'18	3.00
			5h'0C	1.35	5h'19	3.30

# **BUCK 2 TARGET VOLTAGE 2 REGISTER (B2TV2) 8H'2A**

Bit	7	6	5	4	3	2	1	0
Designation	I	Reserve	b	Buck 2 Output Voltage (B2OV)**				
Reset Value	0	0	0	1**	1**	0**	0**	0**

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

#### **BUCK 2 TARGET VOLTAGE 2 REGISTER (B2TV2) 8H'2A DEFINITIONS**

Bit	Access	Name		Des	cription					
7:5		_	Reserved							
4:0	R/W	B2OV	Output Voltage							
			Data Code	(V)	Data Code	(V)				
			5h'01	0.80	5h'0D	1.40				
			5h'02	0.85	5h'0E	1.45				
			5h'03	0.90	5h'0F	1.50				
			5h'04	0.95	5h'11	1.60				
			5h'05	1.00	5h'12	1.65				
			5h'06	1.05	5h'13	1.70				
			5h'07	1.10	5h'14	1.80				
			5h'08	1.15	5h'15	1.90				
			5h'09	1.20	5h'16	2.50				
			5h'0A	1.25	5h'17	2.80				
			5h'0B	1.30	5h'18	3.00				
			5h'0C	1.35	5h'19	3.30				

#### **BUCK 2 VOLTAGE RAMP CONTROL REGISTER (B2RC) 8H'2B**

Bit	7	6	5	4	3	2	1	0
Designation		Rese	erved	-	Ramp Rate			
Reset Value	0	0	0	0	1	0	1	0

#### **BUCK 2 VOLTAGE RAMP CONTROL REGISTER (B2RC) 8H'2B DEFINITIONS**

Bit	Access	Name		Description	
7:5		_	Reserved		
4:0	R/W	B2RS	DVM Ramp Speed		
			Data Code	Ramp Rate (mV/µs)	
			4h'0	Instant	
			4h'1	1	
			4h'2	2	
			4h'3	3	
			4h'4	4	
			4h'5	5	
			4h'6	6	
			4h'7	7	
			4h'8	8	
			4h'9	9	
			4h'A	10	

#### **BUCK 3 TARGET VOLTAGE 1 REGISTER (B3TV1) 8H'32**

Bit	7	6	5	4	3	2	1	0
Designation	I	Reserve	b	Buck 3 Output Voltage (B3OV)**				
Reset Value	0	0	0	1**	0**	1**	0**	0**

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

#### **BUCK 3 TARGET VOLTAGE 1 REGISTER (B3TV1) 8H'32 DEFINITIONS**

Bit	Access	Name		Desc	ription	
7:5		_	Reserved			
4:0	R/W	B3OV	Output Voltage			
			Data Code	(V)	Data Code	(V)
			5h'01	0.80	5h'0D	1.40
			5h'02	0.85	5h'0E	1.45
			5h'03	0.90	5h'0F	1.50
			5h'04	0.95	5h'11	1.60
			5h'05	1.00	5h'12	1.65
			5h'06	1.05	5h'13	1.70
			5h'07	1.10	5h'14	1.80
			5h'08	1.15	5h'15	1.90
			5h'09	1.20	5h'16	2.50
			5h'0A	1.25	5h'17	2.80
			5h'0B	1.30	5h'18	3.00
			5h'0C	1.35	5h'19	3.30

#### BUCK 3 TARGET VOLTAGE 2 REGISTER (B3TV2) 8H'33

Bit	7	6	5	4	3	2	1	0
Designation	I	Reserve	d	Buck 2 Output Voltage (B2OV)**				
Reset Value	0	0	0	1**	0**	1**	0**	0**

Note: \*\* denotes EPROM programmable registers for default value.

# BUCK 3 TARGET VOLTAGE 2 REGISTER (B3TV2) 8H'33 DEFINITIONS

Bit	Access	Name		Desc	ription	
7:5	_	_	Reserved			
4:0	R/W	B2OV	Output Voltage			
			Data Code	(V)	Data Code	(V)
			5h'01	0.80	5h'0D	1.40
			5h'02	0.85	5h'0E	1.45
			5h'03	0.90	5h'0F	1.50
			5h'04	0.95	5h'11	1.60
			5h'05	1.00	5h'12	1.65
			5h'06	1.05	5h'13	1.70
			5h'07	1.10	5h'14	1.80
			5h'08	1.15	5h'15	1.90
			5h'09	1.20	5h'16	2.50
			5h'0A	1.25	5h'17	2.80
			5h'0B	1.30	5h'18	3.00
			5h'0C	1.35	5h'19	3.30

# BUCK 3 VOLTAGE RAMP CONTROL REGISTER (B3RC) 8H'34

Bit	7	6	5	4	3	2	1	0
Designation		Rese	erved		Ramp Rate			
Reset Value	0	0	0	0	0 1 0 1			

#### **BUCK 3 VOLTAGE RAMP CONTROL REGISTER (B3RC) 8H'34 DEFINITIONS**

Bit	Access	Name		Descrip	tion
7:5		_	Reserved		
4:0	R/W	B3RC	DVM Ramp Speed		
			Data Code	Ramp Rate (mV/µs)	
			4h'0	Instant	
			4h'1	1	
			4h'2	2	
			4h'3	3	
			4h'4	4	
			4h'5	5	
			4h'6	6	
			4h'7	7	
			4h'8	8	
			4h'9	9	
			4h'A	10	

# **BUCK FUNCTION REGISTER (BFR) 8H'38**

Bit	7 6 5 4 3 2		1	0		
Designation	Reserved		SHBU	BK_SLOMOD	BK_SSEN	
Reset Value	0	0 0 0 0		0	1	0

#### **BUCK FUNCTION REGISTER (BFR) 8H'38 DEFINITIONS**

Bit	Access	Name	Description
7:3	_	_	Reserved
		SHBU	Shut down Back up battery to prevent battery drain during shipping
			0 = Back up Battery Enabled
			1 = Back up Battery Disabled
1	R	BK_SLOMOD	Buck Spread Spectrum Modulation Buck 1–3
			0 = 10 kHz triangular wave spread spectrum modulation
			1 = 2 kHz triangular wave spread spectrum modulation
0	R	BK_SSEN	Spread spectrum function Buck 1–3
			0 = SS Output Disabled
			1 = SS Output Enabled

## LDO2-LDO1 VOLTAGE CONTROL REGISTER (L21VCR) 8H'39

Bit	7	6	5	4	3	2	1	0	
Designation	LI	DO 2 Output \	oltage (L20V)	**	LDO 1 Output Voltage (L1OV)**				
Reset Value	1**	1**	0**	0**	1**	1**	0**	0**	

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

## LDO2-LDO1 VOLTAGE CONTROL REGISTER (L21VCR) 8H'39 DEFINITIONS

Bit	Access	Name		Description	
7:4	R/W	L2OV	Data Code	Output Voltage	
			4h'0	1.8	
			4h'1	1.9	
			4h'2	2.0	
			4h'3	2.1	
			4h'4	2.2	
			4h'5	2.3	
			4h'6	2.4	
			4h'7	2.5	
			4h'8	2.6	
			4h'9	2.7	
			4h'A	2.8	
			4h'B	2.9	
			4h'C	3.0	
			4h'D	3.1	
			4h'E	3.2	
			4h'F	3.3	
3:0	R/W	L1OV	4h'0	1.8	
			4h'1	1.9	
			4h'2	2.0	
			4h'3	2.1	
			4h'4	2.2	
			4h'5	2.3	
			4h'6	2.4	
			4h'7	2.5	
			4h'8	2.6	
			4h'9	2.7	
			4h'A	2.8	
			4h'B	2.9	
			4h'C	3.0	
			4h'D	3.1	
			4h'E	3.2	
			4h'F	3.3	

## LDO4-LDO3 VOLTAGE CONTROL REGISTER (L43VCR) 8H'3A

Bit	7	6	5	4	3	2	1	0
Designation	LI	OO 4 Output V	oltage (L4OV)	**	LDO 3 Output Voltage (L3OV)**			
Reset Value	0**	1**	1**	0**	1**	1**	0**	0**

 $\textbf{Note:} \ ^{\star\star} \ \text{denotes EPROM programmable registers for default value}.$ 

## LDO4-LDO3 VOLTAGE CONTROL REGISTER (L43VCR) 8H'3A DEFINITIONS

Bit	Access	Name		Description	
7:4	R/W	L4OV	Data Code	Output Voltage	
			4h'0	1.00	
			4h'1	1.05	
			4h'2	1.10	
			4h'3	1.15	
			4h'4	1.20	
			4h'5	1.25	
			4h'6	1.30	
			4h'7	1.35	
			4h'8	1.40	
			4h'9	1.50	
			4h'A	1.80	
			4h'B	1.90	
			4h'C	2.50	
			4h'D	2.80	
			4h'E	3.00	
			4h'F	3.30	
3:0	R/W	L3OV	4h'0	1.8	
			4h'1	1.9	
			4h'2	2.0	
			4h'3	2.1	
			4h'4	2.2	
			4h'5	2.3	
			4h'6	2.4	
			4h'7	2.5	
			4h'8	2.6	
			4h'9	2.7	
			4h'A	2.8	
			4h'B	2.9	
			4h'C	3.0	
			4h'D	3.1	
			4h'E	3.2	
			4h'F	3.3	

## V<sub>CC</sub>\_LDO5 VOLTAGE CONTROL REGISTER (L5VCR) 8H'3B

Bit	7	6	5	4	3	2	1	0	
Designation		Rese	erved		LDO 5 Output Voltage (L5OV)**				
Reset Value	0	0	0	0	0**	0**	1**	0**	

Note: \*\* denotes EPROM programmable registers for default value.

## $V_{CC}$ LDO5 VOLTAGE CONTROL REGISTER (L5VCR) 8H'3B DEFINITIONS

Bit	Access	Name		Description	
7:5		_	Reserved		
4:0	R/W	B1OV	Data Code	Output Voltage	
			4h'0	1.00	
			4h'1	1.05	
			4h'2	1.10	
			4h'3	1.15	
			4h'4	1.20	
			4h'5	1.25	
			4h'6	1.30	
			4h'7	1.35	
			4h'8	1.40	
			4h'9	1.50	
			4h'A	1.80	
			4h'B	1.90	
			4h'C	2.50	
			4h'D	2.80	
			4h'E	3.00	
			4h'F	3.30	

Serial interface register selection codes (Bold face voltages are default values).

## **Register Programming Examples**

Example 1. Setting register 8h'12 value to 8h'3E' will enable LDOs 1–5.

Example 2. Setting register 8h'39 to 8h'CC' will set LDOs 1 and 2 to 3.0V. These voltages will appear at the LDO outputs if the corresponding LDO has been enabled. Programming a voltage value to a LDO, which is off, will affect the LDO output voltage after the LDO is enabled. Enabling and programming the output voltage are separate operations.

#### **DIGITAL INTERFACE CONTROL SIGNALS**

Signal	Definition	Active State	Signal Direction
SYS_EN	High Voltage Power Enable	High	Input
PWR_EN	Low Voltage Power Enable	High	Input
SCL	Serial Bus Clock Line	Clock	Input
SDA	Serial Bus Data Line		Bidirectional
nRSTI	Forces an Unconditional Hardware Reset	Low	Input
nRSTO	Forces an Unconditional Hardware Reset	Low	Output
nBATT_FLT	Main Battery Removed or Discharged Indicator	Low	Output
PWR_ON	Wakeup Input to CPU	High	Input
nTEST_JIG	Wakeup Input to CPU	Low	Input
SPARE	Wakeup Input to CPU	High/Low*	Input
EXT_WAKEUP	Wake-Up Output for Application Processor	High	Output
GPIO1/nCHG_EN	General Purpose I/O/External Back-Up Battery Charger	-/Low	Bidirectional/Input
GPIO2	General Purpose I/O	-	Bidirectional

<sup>\*</sup>User assignable via Bit4 8h'0E

#### **POWER DOMAIN ENABLES**

PMU Output	HW Enable	SW Enable
LDO_RTC	-	-
LDO1	SYS_EN	LDO1_EN
LDO2	SYS_EN	LDO2_EN
LDO3	SYS_EN	LDO3_EN
LDO4	PWR_EN/SYS_EN	LDO4_EN
LDO5	PWR_EN/SYS_EN	LDO5_EN
BUCK1	PWR_EN	B1_EN
BUCK2	SYS_EN/PWR_EN	B2_EN
BUCK3	SYS_EN	B3_EN

## LDO\_RTC TRACKING (nIO\_TRACK)

LP3971 has a tracking function (nIO\_TRACK). When enabled, LDO\_RTC voltage will track LDO1 voltage within 200 mV down to 2.8V when LDO1 is enabled. This function can be switched on/off by BPTR (8h'0E) register bit.


# LDO4, LDO5 AND BUCK 2 ENABLE SELECTION (LDO4\_ESEL, LDO5\_ESEL AND BUCK2\_ESEL)

LDO4, 5 and BUCK2 power domain enable is possible to change between SYS\_EN and PWR\_EN by register bits.

# WAKE-UP FUNCTIONALITY (PWR\_ON, nTEST\_JIG, SPARE AND EXT\_WAKEUP)

Three input pins can be used to assert wakeup output for 10 ms for application processor notification to wakeup. SPARE Input can be programmed through I<sup>2</sup>C compatible interface to be active low or high (SPARE bit, Default is active low '1'). A reason for wakeup event can be read through I<sup>2</sup>C compatible interface also. Additionally wakeup inputs have 30 ms debounce filtering. Furthermore PWR\_ON have distinguishing between short and long (~1s) pulses (push button input).

LP3971 also has an internal Thermal Shutdown early warning that generates a wakeup to the system also. This is generated usually at 125°C.



WAKEUP register bits	Reason for WAKEUP
WUP0	SPARE
WUP1	TEST_JIG
WUP2	PWR_ON short pulse
WUP3	PWR_ON long pulse
TSD_EW	TSD Early Warning

#### INTERNAL THERMAL SHUTDOWN PROCEDURE

Thermal shutdown is build to generate early warning (typ. 125°C) which triggers the EXT\_WAKEUP for the processor acknowledge. When a thermal shutdown triggers (typ. 160°C) the PMU will reset the system until the device cools down.

#### **BATTERY SWITCH AND BACK UP BATTERY CHARGER**

When Back-Up battery is connected but the main battery has been removed or its supply voltage too low, LP3971 uses Back-Up Battery for generating LDO\_RTC voltage. When Main Battery is available the battery fet switches over to the main battery for LDO\_RTC voltage. When Main battery voltage is too low or removed nBATT\_FLT is asserted. If no back

up battery exists, the battery switch to back up can be switched off by nBU\_BAT\_EN bit. User can set the battery fault determination voltage and battery charger current via l²C compatible interface. Enabling of back up battery charger can be done via serial interface (nBAT\_CHG\_EN) or external charger enable pin (nCHG\_EN). Pin 29 is set as external charger enable input by default. A SHUTBKUPBAT register bit can be used to avoid discharging back up battery during storage etc. By setting this bit before removing main battery the back up battery connection will not draw any current and stays like this until the bit is set to default or the system is reset.

# GENERAL PURPOSE I/O FUNCTIONALITY (GPIO1 AND GPIO2)

LP3971 has 2 general purpose I/Os for system control. I<sup>2</sup>C compatible interface will be used for setting any of the pins to input, output or hi-Z mode. Inputs value can be read via serial interface (GPI1,2 bits). The pin 29 functionality needs to be set to GPIO by serial interface register bit nEXTCHGEN. (GPIO/CHG)

	C	ontrols	Port Function	Reg	batmonchg	
GPIO<1>	GPIO<1>	Nextchgen_sel	bucen	GPIO1	Gpin 1	Function
Х	Х	1	0	Input = 0	0	Enabled
Х	Х	1	0	Input = 1	0	Not Enabled
1	0	1	Х	X	0	
х	Х	Х	1	Х		Enabled
0	0	0	Х	HiZ		
1	0	0	Х	Input (dig)->	Input	
0	1	0	Х	Output = 0	0	
1	1	0	Х	Output = 1	0	

GPIO<1>	GPIO<1>	Factory fm disabled	GPIO_tstiob	GPIO2	gpin2
0	0		1	HiZ	0
1	0		1	Input (dig)->	input
0	1		1	Output = 0	0
1	1		1	Output = 1	0

The LP3971 has provision for two battery connections, the main battery Vbat and Backup Battery (See Applications Schematic Diagrams 1 & 2 of the LP3971 Data Sheet).

The function of the battery switch is to connect power to the RTC LDO from the appropriate battery, depending on conditions described below:

- If only the backup battery is applied, the switch will automatically connect the RTC LDO power to this battery.
- If only the main battery is applied, the switch will automatically connect the RTC LDO power to this battery.
- If both batteries are applied, and the main battery is sufficiently charged (V<sub>BAT</sub> > 3.1V), the switch will automatically connect the RTC LDO power to the main battery.
- As the main battery is discharged by use, the user will be warned by a separate circuit called nBATT\_FLT. Then if no action is taken to restore the charge on the main battery, and discharging is continued the battery switch will protect the RTC LDO by disconnecting from the main battery and connecting to the backup battery.

- The main battery voltage at which the RTC LDO is switched from main to backup battery is 2.9V typically.
- There is a hysterisis voltage in this switch operation so, the RTC LDO will not be reconnected to main battery until main battery voltage is greater than 3.1V typically.
- Additionally, the user may wish to disable the battery switch, such as, in the case when only a main battery is used. This is accomplished by setting the "no back up battery bit" in the control register 8h'89 bit 7 NBUB. With this bit set to "1", the above described switching will not occur, that is the RTC LDO will remain connected to the main battery even as it is discharged below the 2.9 Volt threshold.

### **REGULATED VOLTAGES OK**

All the power domains have own register bit  $(X_OK)$  that processor can read via serial interface to be sure that enabled powers are OK (regulating). Note that these read only bits are only valid when regulators are settled (avoid reading these bits during voltage change or power up).

#### THERMAL MANAGEMENT

Application: There is a mode wherein all 6 comparators (flags) can be turned on via the "enallflags" control register bit. This mode allows the user to interrogate the device or system temperature under the set operating conditions. Thus, the rate of temperature change can also be estimated. The system may then negotiate for speed and power trade off, or deploy cooling maneuvers to optimize system performance.

The "enallflags" bit needs enabled only when the "bct<2:0> bits are read to conserve power.


**Note:** The thermal management flags have been verified functional. Presently these registers are accessible by factory only. If there is a demand for this function, the relevant register controls may be shifted into the user programmable bank; the temperature range and resolution of these flags, might also be refined/redefined.

## **Application Note - LP3971 Reset Sequence**

### **INITIAL COLD START POWER ON SEQUENCE**

- The Back up battery is connected to the PMU, power is applied to the back-up battery pin, the RTC\_LDO turns on and supplies a stable output voltage to the V<sub>CC</sub>\_BATT pin of the Applications processor (initiating the power-on reset event) with nRSTO asserted from the LP3971 to the processor.
- 2. nRSTO de-asserts after a minimum of 50 mS.
- The Applications processor waits for the de-assertion of nBATT\_FLT to indicate system power (V<sub>IN</sub>) is available.
- After system power (V<sub>IN</sub>) is applied, the LP3971 deasserts nBATT\_FLT. Note that BOTH nRSTO and nBATT\_FLT need to be de-asserted before SYS\_EN is enabled. The sequence of the two signals is independent of each other.
- The Applications processor asserts SYS\_EN, the LP3971 enables the system high-voltage power supplies. The Applications processor starts its countdown timer set to 125 mS.

- 6. The LP3971 enables the high-voltage power supplies.
  - LDO1 power for V<sub>CC</sub>\_MVT (Power for internal logic and I/O Blocks), BG (Bandgap reference voltage), OSC13M (13 MHz oscillator voltage) and PLL enabled first, followed by others if delay is on.
- Countdown timer expires; the Applications processor asserts PWR\_EN to enable the low-voltage power supplies. The processor starts the countdown timer set to 125 mS period.
- The Applications processor asserts PWR\_EN (ext. pin or I<sup>2</sup>C), the LP3971 enables the low-voltage regulators.
- Countdown timer expires; If enabled power domains are OK (I<sup>2</sup>C read) the power up sequence continues by enabling the processors 13 MHz oscillator and PLL's.
- The Applications processor begins the execution of code.



<sup>\*</sup> Note that BOTH nRSTO and nBATT\_FLT need to be de-asserted before SYS\_EN is enabled. The sequence of the two signals is independent of each other and can occur is either order.

#### **POWER-ON TIMING**

Symbol	Description	Min	Тур	Max	Units
t1	Delay from V <sub>CC</sub> _RTC assertion to nRSTO de-assertion	50			mS
t2	Delay from nBATT_FLT de-assertion to nRSTI assertion		100		μS
t3	Delay from nRST de-assertion to SYS_EN assertion		10		mS
t4	Delay from SYS_EN assertion to PWR_EN assertion		125		mS
t5	Delay from PWR_EN assertion to nRSTO de-assertion		125		mS

#### HARDWARE RESET SEQUENCE

Hardware reset initiates when the nRSTI signal is asserted (low). Upon assertion of nRST the processor enters hardware reset state. The LP3971 holds the nRST low long enough (50 ms typ.) to allow the processor time to initiate the reset state.

#### **RESET SEQUENCE**

- 1. nRSTI is asserted.
- nRSTO is asserted and will de-asserts after a minimum of 50 mS
- 3. The Applications processor waits for the de-assertion of nBATT\_FLT to indicate system power ( $V_{\rm IN}$ ) is available.
- After system power (V<sub>IN</sub>) is turned on, the LP3971 deasserts nBATT\_FLT.
- The Applications processor asserts SYS\_EN, the LP3971 enables the system high-voltage power

supplies. The Applications processor starts its countdown timer.

- 6. The LP3971 enables the high-voltage power supplies.
- Countdown timer expires; the Applications processor asserts PWR\_EN to enable the low-voltage power supplies. The processor starts the countdown timer.
- 8. The Applications processor asserts PWR\_EN, the LP3971 enables the low-voltage regulators.
- Countdown timer expires; If enabled power domains are OK (I<sup>2</sup>C read) the power up sequence continues by enabling the processors 13 MHz oscillator and PLL's.
- The Applications processor begins the execution of code.

## **Application Hints**

#### **LDO CONSIDERATIONS**

#### **External Capacitors**

The LP3971's regulators require external capacitors for regulator stability. These are specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### **Input Capacitor**

An input capacitor is required for stability. It is recommended that a 1.0  $\mu$ F capacitor be connected between the LDO input pin and ground (this capacitance value may be increased without limit).

This capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analogue ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application.

There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will remain approximately 1.0 µF over the entire operating temperature range.

#### **Output Capacitor**

The LDO's are designed specifically to work with very small ceramic output capacitors. A 1.0  $\mu$ F ceramic capacitor (temperature types Z5U, Y5V or X7R) with ESR between 5 m $\Omega$  to 500 m $\Omega$ , are suitable in the application circuit.

For this device the output capacitor should be connected between the  $V_{\rm OUT}$  pin and ground.

It is also possible to use tantalum or film capacitors at the device output,  $C_{OUT}$  (or  $V_{OUT}$ ), but these are not as attractive for reasons of size and cost (see the section Capacitor Characteristics).

The output capacitor must meet the requirement for the minimum value of capacitance and also have an ESR value that is within the range 5 m $\Omega$  to 500 m $\Omega$  for stability.


## No-Load Stability

The LDO's will remain stable and in regulation with no external load. This is an important consideration in some circuits, for example CMOS RAM keep-alive applications.

#### **Capacitor Characteristics**

The LDO's are designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the range of 0.47  $\mu$ F to 4.7  $\mu$ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1.0  $\mu$ F ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability for the LDO's.

For both input and output capacitors, careful interpretation of the capacitor specification is required to ensure correct device operation. The capacitor value can change greatly, depending on the operating conditions and capacitor type. In particular, the output capacitor selection should take account of all the capacitor parameters, to ensure that the specification is met within the application. The capacitance can vary with DC bias conditions as well as temperature and frequency of operation. Capacitor values will also show some decrease over time due to aging. The capacitor parameters are also dependant on the particular case size, with smaller sizes giving poorer performance figures in general. As an example, Figure 4 shows a typical graph comparing different capacitor case sizes in a Capacitance vs. DC Bias plot. As shown in the graph, increasing the DC Bias condition can result in the capacitance value falling below the minimum value given in the recommended capacitor specifications table. Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages. It is therefore recommended that the capacitor manufacturers' specifications for the nominal value capacitor are consulted for all conditions, as some capacitor sizes (e.g. 0402) may not be suitable in the actual application.



20180723

FIGURE 4. Graph Showing a Typical Variation in Capacitance vs. DC Bias

The ceramic capacitor's capacitance can vary with temperature. The capacitor type X7R, which operates over a temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , will only vary the capacitance to within  $\pm15\%$ . The capacitor type X5R has a similar tolerance over a reduced temperature range of  $-55^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Many large value ceramic capacitors, larger than 1  $\mu\text{F}$  are manufactured with Z5U or Y5V temperature characteristics. Their capacitance can drop by more than 50% as the temperature varies from 25°C to 85°C. Therefore X7R is recommended over Z5U and Y5V in applications where the ambient temperature will change significantly above or below 25°C.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 0.47  $\mu$ F to 4.7  $\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

#### **BUCK CONSIDERATIONS**

#### Inductor Selection

There are two main considerations when choosing an inductor; the inductor should not saturate, and the inductor current ripple is small enough to achieve the desired output voltage ripple. Different saturation current rating specs are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C so ratings at max ambient temperature of application should be requested from manufacturer.

There are two methods to choose the inductor saturation current rating.

#### Method 1

The saturation current is greater than the sum of the maximum load current and the worst case average to peak inductor current. This can be written as

$$I_{SAT} > I_{OUTMAX} + I_{RIPPLE}$$
where  $I_{RIPPLE} = \left(\frac{V_{IN} - V_{OUT}}{2 * L}\right) * \left(\frac{V_{OUT}}{V_{IN}}\right) * \left(\frac{1}{f}\right)$ 

- I<sub>RIPPLE</sub>: Average to peak inductor current
- I<sub>OUTMAX</sub>: Maximum load current (1500 mA)
- V<sub>IN</sub>: Maximum input voltage in application
- L: Min inductor value including worst case tolerances (30% drop can be considered for method 1)
- f: Minimum switching frequency (1.6 MHz)
- V<sub>OUT</sub>: Output voltage

#### Method 2

A more conservative and recommended approach is to choose an inductor that has saturation current rating greater than the max current limit of TBD mA.

A 2.2  $\mu$ H inductor with a saturation current rating of at least TBD mA is recommended for most applications. The inductor's resistance should be less than  $0.3\Omega$  for a good efficiency. *Table 1* lists suggested inductors and suppliers. For low-cost applications, an unshielded bobbin inductor could be considered. For noise critical applications, a toroidal or shielded bobbin inductor should be used. A good practice is to lay out the board with overlapping footprints of both types for design flexibility. This allows substitution of a low-noise shielded inductor, in the event that noise from low-cost bobbin models is unacceptable.

## **Input Capacitor Selection**

A ceramic input capacitor of 10  $\mu$ F, 6.3V is sufficient for most applications. Place the input capacitor as close as possible to the V<sub>IN</sub> pin of the device. A larger value may be used for improved input voltage filtering. Use X7R or X5R types, do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603. The input filter capacitor supplies current to the PFET switch of the converter in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select a capacitor with sufficient ripple current rating. The input current ripple can be calculated as:

$$I_{RMS} = I_{OUTMAX} * \sqrt{\frac{V_{OUT}}{V_{IN}}} * \left(1 - \frac{V_{OUT}}{V_{IN}} + \frac{r^2}{12}\right)$$
where  $r = \frac{(V_{IN} - V_{OUT}) * V_{OUT}}{L * f * I_{OUTMAX} * V_{IN}}$ 

The worst case is when  $V_{IN} = 2 * V_{OUT}$ 

**TABLE 1. Suggested Inductors and Their Suppliers** 

Model	Vendor	Dimensions LxWxH (mm)	D.C.R (Typ)
FDSE0312-2R2M	Toko	3.0 x 3.0 x 1.2	160 mΩ
DO1608C-222	Coilcraft	6.6 x 4.5 x 1.8	80 mΩ

#### **Output Capacitor Selection**

Use a 10  $\mu$ F, 6.3V ceramic capacitor. Use X7R or X5R types, do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0805 and 0603. DC bias characteristics vary from manufacturer to manufacturer and dc bias curves should be requested from them as part of the capacitor selection process. The output filter capacitor smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions.

The output voltage ripple is caused by the charging and discharging of the output capacitor and also due to its ESR and can be calculated as:

$$V_{PP-C} = \frac{I_{RIPPLE}}{4 * f * C}$$

Voltage peak-to-peak ripple due to ESR can be expressed as follows

$$V_{PP-ESR} = (2 * I_{RIPPLE}) * R_{ESR}$$

Because these two components are out of phase the rms value can be used to get an approximate value of peak-to-peak ripple.

Voltage peak-to-peak ripple, root mean squared can be expressed as follows

$$V_{PP-RMS} = \sqrt{V_{PP-C}^2 + V_{PP-ESR}^2}$$

Note that the output voltage ripple is dependent on the inductor current ripple and the equivalent series resistance of the output capacitor ( $R_{\rm ESR}$ ).

The  $R_{\rm ESR}$  is frequency dependent (as well as temperature dependent); make sure the value used for calculations is at the switching frequency of the part.

**TABLE 2. Suggested Capacitor and Their Suppliers** 


Model	Туре	Vendor	Voltage	Case Size Inch (mm)
GRM21BR60J106K	Ceramic, X5R	Murata	6.3V	0805 (2012)
JMK212BJ106K	Ceramic, X5R	Taiyo-Yuden	6.3V	0805 (2012)
C2012X5R0J106K	Ceramic, X5R	TDK	6.3V	0805 (2012)

### **Buck Output Ripple Management**

If  $V_{\rm IN}$  and  $I_{\rm LOAD}$  increase, the output ripple associated with the Buck Regulators also increases. The figure below shows the safe operating area. To ensure operation in the area of concern it is recommended that the system designer circumvents the output ripple issues to install schottky diodes on the Bucks

(s) that are expected to perform under these extreme corner conditions.

(Schottky diodes are recommended to reduce the output ripple, if system requirements include this shaded area of operation.  $V_{\text{IN}} > 5.1 V$  and  $I_{\text{LOAD}} > 1.24$ )



## **Board Layout Considerations**


PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter IC, resulting in poor regulation or instability.

Good layout for the converters can be implemented by following a few simple design rules.

- Place the converters, inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise. Special care must be given to place the input filter capacitor very close to the V<sub>IN</sub> and GND pin.
- 2. Arrange the components so that the switching current loops curl in the same direction. During the first half of each cycle, current flows from the input filter capacitor through the converter and inductor to the output filter capacitor and back through ground, forming a current loop. In the second half of each cycle, current is pulled up from ground through the converter by the inductor to the output filter capacitor and then back through ground forming a second current loop. Routing these loops so the current curls in the same direction prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
- 3. Connect the ground pins of the converter and filter capacitors together using generous component-side

- copper fill as a pseudo-ground plane. Then, connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the converter by giving it a low-impedance ground connection.
- Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors caused by resistive losses across the traces.
- 5. Route noise sensitive traces, such as the voltage feedback path, away from noisy traces between the power components. The voltage feedback trace must remain close to the converter circuit and should be direct but should be routed opposite to noisy components. This reduces EMI radiated onto the DC-DC converter's own voltage feedback trace. A good approach is to route the feedback trace on another layer and to have a ground plane between the top layer and layer on which the feedback trace is routed. In the same manner for the adjustable part it is desired to have the feedback dividers on the bottom layer.
- Place noise sensitive circuitry, such as radio RF blocks, away from the DC-DC converter, CMOS digital blocks and other noisy circuitry. Interference with noisesensitive circuitry in the system can be reduced through distance.

## Physical Dimensions inches (millimeters) unless otherwise noted



## **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### **LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com