High Voltage GreenLine™ Power Factor Controller

The MC33368 is an active power factor controller that functions as a boost preconverter in off-line power supply applications. MC33368 is optimized for low power, high density power supplies requiring a minimum board area, reduced component count and low power dissipation. The narrow body SOIC package provides a small footprint. Integration of the high voltage startup saves approximately 0.7 W of power compared to resistor bootstrapped circuits.

The MC33368 features a watchdog timer to initiate output switching, a one quadrant multiplier to force the line current to follow the instantaneous line voltage a zero current detector to ensure critical conduction operation, a transconductance error amplifier, a current sensing comparator, a 5.0 V reference, an undervoltage lockout (UVLO) circuit which monitors the $V_{\rm CC}$ supply voltage and a CMOS driver for driving MOSFETs. The MC33368 also includes a programmable output switching frequency clamp. Protection features include an output overvoltage comparator to minimize overshoot, a restart delay timer and cycle-by-cycle current limiting.

Features

- Lossless Off-Line Startup
- Output Overvoltage Comparator
- Leading Edge Blanking (LEB) for Noise Immunity
- Watchdog Timer to Initiate Switching
- Restart Delay Timer
- This is a Pb-Free Device*




ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS




PDIP-16 P SUFFIX CASE 648





SO-16 D SUFFIX CASE 751K



A = Assembly Location

WL = Wafer Lot YY, Y = Year

WW = Work Week
G = Pb-Free Package

PIN CONNECTIONS


(TOP VIEW)

5.0 V _{ref} 1	0	16 Line
Restart Delay 2		15 N/C
Voltage FB 3	9	14 N/C
Comp 4	PDIP-16	13 Frequency Clamp
Mult 5	∣	12 V _{CC}
Current Sense 6		11 Gate
Zero Current 7		10 PGND
AGND 8		9 LEB
		•
———		
5.0 V _{ref} 1	0	16 Line
5.0 V _{ref} 1 Restart Delay 2	0	16 Line
		16 Line
Restart Delay 2		13 Frequency Clamp
Restart Delay 2 Voltage FB 3	° 91-08	
Restart Delay 2 Voltage FB 3 Comp 4		13 Frequency Clamp
Restart Delay 2 Voltage FB 3 Comp 4 Mult 5		13 Frequency Clamp 12 V _{CC}
Restart Delay 2 Voltage FB 3 Comp 4 Mult 5 Current Sense 6		13 Frequency Clamp 12 V _{CC} 11 Gate

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



This device contains 240 active transistors.

Figure 1. Representative Block Diagram

MAXIMUM RATINGS ($T_A = 25^{\circ}C$, unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage (Transient)	V _{CC}	20	V
Power Supply Voltage (Operating)	V _{CC}	16	V
Line Voltage	V _{Line}	500	V
Current Sense, Multiplier, Compensation, Voltage Feedback, Restart Delay and Zero Current Input Voltage	V _{in1}	-1.0 to +10	٧
LEB Input, Frequency Clamp Input	V _{in2}	-1.0 to +20	V
Zero Current Detect Input	l _{in}	±5.0	mA
Restart Diode Current	l _{in}	5.0	mA
Power Dissipation and Thermal Characteristics P Suffix, Plastic Package Case 648 Maximum Power Dissipation @ T _A = 25°C Thermal Resistance, Junction-to-Air	P _D R _{θJA}	1.25 100	W °C/W
Power Dissipation and Thermal Characteristics D Suffix, Plastic Package Case 751K Maximum Power Dissipation @ T _A = 70°C Thermal Resistance, Junction-to-Air	P _D R _{θJA}	450 178	mW °C/W
Operating Junction Temperature	T_J	150	°C
Operating Ambient Temperature	T _A	-25 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: ESD data available upon request.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ \ (V_{CC} = 14.5 \ V, \ \, \text{for typical values T}_{A} = 25 \ ^{\circ}\text{C}, \ \, \text{for min/max values T}_{J} = -25 \ \text{to } +125 \ ^{\circ}\text{C})$

Characteristic	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER					
Input Bias Current (V _{FB} = 5.0 V)	I _{IB}	-	0	1.0	μΑ
Input Offset Voltage (V _{Comp} = 3.0 V)	V _{IO}	-	2.0	50	mV
Transconductance (V _{Comp} = 3.0 V)	9m	30	51	80	μmho
Output Source (V_{FB} = 4.6 V, V_{Comp} = 3.0 V) Output Sink (V_{FB} = 5.4 V, V_{Comp} = 3.0 V)	lo lo	9.0 9.0	17.5 17.5	30 30	μА
OVERVOLTAGE COMPARATOR					
Voltage Feedback Input Threshold	V _{FB(OV)}	1.07 V _{FB}	1.084 V _{FB}	1.1 V _{FB}	V
Propagation Time to Output	T _P	-	705	-	ns
MULTIPLIER	-	-	-	-	-
Input Bias Current, V _{Mult} (V _{FB} = 0 V)	I _{IB}		-0.2	-1.0	μΑ
Input Threshold, V _{Comp}	$V_{th(M)}$	1.8	2.1	2.4	V
Dynamic Input Voltage Range Multiplier Input Compensation	V _{Mult} V _{Comp}	0 to 2.5 V _{th(M)} to (V _{th(M)} + 1.0)	0 to 3.5 V _{th(M)} to (V _{th(M)} + 2.0)	- -	V
Multiplier Gain ($V_{Mult} = 0.5 \text{ V}$, $V_{Comp} = V_{th(M)} + 1.0 \text{ V}$) $\left(K = \frac{V_{CS} \text{ Threshold}}{V_{Mult} \left(V_{Comp} - V_{th(M)}\right)}\right)$	К	0.25	0.51	0.75	1/V
VOLTAGE REFERENCE	1 ,,	1.05	I 5.0		
Voltage Reference (I _O = 0 mA, T _J = 25°C)	V _{ref}	4.95	5.0	5.05	V
Line Regulation (V _{CC} = 10 V to 16 V)	Reg _{line}	-	5.0	100	mV
Load Regulation (I _O = 0 - 5.0 mA)	Reg _{load}	-	5.0	100	mV
Total Output Variation Over Line, Load and Temperature	V _{ref}	4.8	-	5.2	V
Maximum Output Current	I _O	5.0	10	-	mA
Reference Undervoltage Lockout Threshold	V_{th}	-	4.5	-	V
ZERO CURRENT DETECTOR	T	T	T		
Input Threshold Voltage (V _{in} Increasing)	V _{th}	1.0	1.2	1.4	V
Hysteresis (V _{in} Decreasing)	V _H	100	200	300	mV
Delay to Output	T_{pd}	-	127	-	ns
CURRENT SENSE COMPARATOR		T	1	T	1
Input Bias Current (V _{CS} = 0 to 2.0 V)	I _{IB}	-	0.2	1.0	μΑ
Input Offset Voltage (V _{Mult} = -0.2 V)	V _{IO}	-	4.0	50	mV
Maximum Current Sense Input Threshold ($V_{Comp} = 5.0 \text{ V}$, $V_{Mult} = 5.0 \text{ V}$)	$V_{th(max)}$	1.3	1.5	1.8	V
Delay to Output (V_{LEB} = 12 V, V_{Comp} = 5.0 V, V_{Mult} = 5.0 V) (V_{CS} = 0 to 5.0 V Step, C_L = 1.0 nF)	tPHL(in/out)	50	270	425	ns
FREQUENCY CLAMP					
Frequency Clamp Input Threshold	V _{th(FC)}	1.9	2.0	2.1	V
Frequency Clamp Capacitor Reset Current (V _{FC} = 0.5 V)	I _{reset}	0.5	1.7	4.0	mA
Frequency Clamp Disable Voltage	V_{DFC}	-	7.3	8.0	V

ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = 14.5 \text{ V}$, for typical values $T_A = 25 ^{\circ}\text{C}$, for min/max values $T_J = -25 \text{ to } +125 ^{\circ}\text{C}$)

Characteristic	Symbol	Min	Тур	Max	Unit
DRIVE OUTPUT					
Source Resistance (Current Sense = 0 V, V _{Gate} = V _{CC} - 1.0 V) Sink Resistance (Current Sense = 3.0 V, V _{Gate} = 1.0 V)	R _{OH} R _{OL}	4.0 4.0	8.6 7.2	20 20	Ω
Output Voltage Rise Time (25% - 75%) (C _L = 1.0 nF)	t _r	-	55	200	ns
Output Voltage Fall Time (75% - 25%) (C _L = 1.0 nF)	t _f	-	70	200	ns
Output Voltage in Undervoltage (V _{CC} = 7.0 V, I _{Sink} = 1.0 mA)	V _{O(UV)}	-	0.01	0.25	V
LEADING EDGE BLANKING					
Input Bias Current	I _{bias}	-	0.1	0.5	μΑ
Threshold (as Offset from V_{CC}) (V_{LEB} Increasing)	V_{LEB}	1.0	2.25	2.75	V
Hysteresis (V _{LEB} Decreasing)	V_{H}	100	270	500	mV
UNDERVOLTAGE LOCKOUT					
Startup Threshold (V _{CC} Increasing)	V _{th(on)}	11.5	13	14.5	V
Minimum Operating Voltage After Turn-On (V _{CC} Decreasing)	V _{Shutdown}	7.0	8.5	10	V
Hysteresis	V_{H}	-	4.5	-	V
TIMER					
Watchdog Timer	t _{DLY}	180	385	800	μs
Restart Timer Threshold	V _{th(restart)}	1.5	2.3	3.0	V
Restart Pin Output Current (V _{restart} = 0 V, V _{ref} = 5.0 V)	I _{restart}	3.1	5.2	7.1	mA
TOTAL DEVICE					
Line Startup Current (V _{CC} = 0 V, V _{Line} = 50 V)	I _{SU}	5.0	16	25	mA
Line Operating Current (V _{CC} = V _{th(on)} , V _{Line} = 50 V)	I _{OP}	3.0	12.9	20	mA
V_{CC} Dynamic Operating Current (50 kHz, C_L = 1.0 nF) V_{CC} Static Operating Current (I_O = 0)	I _{CC}	- -	5.3 3.0	8.5 -	mA
Line Pin Leakage (V _{Line} = 500 V)	I _{Line}	-	30	80	μΑ

ORDERING INFORMATION

Device	Package	Shipping [†]
MC33368PG	PDIP-16 (Pb-Free)	25 Units / Rail
MC33368DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC33368DR2G	SOIC-16 (Pb-Free)	2500 Units / Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 2. Current Sense Input Threshold versus Multiplier Input




Figure 3. Current Sense Input Threshold versus Multiplier Input, Expanded View




Figure 4. Reference Voltage versus Temperature




Figure 5. Overvoltage Comparator Input Threshold versus Temperature




Figure 6. Error Amplifier Transconductance and Phase versus Frequency




Figure 7. Error Amplifier Transient Response




Figure 8. Quickstart Charge Current versus Temperature

Figure 9. Watchdog Timer Delay versus Temperature




Figure 10. Drive Output Waveform




Figure 11. Supply Current versus Supply Voltage




Figure 12. Transient Thermal Resistance




Figure 13. Low Load Detection Response Waveform

FUNCTIONAL DESCRIPTION

INTRODUCTION

With the goal of exceeding the requirements of legislation on line current harmonic content, there is an ever increasing demand for an economical method of obtaining a unity power factor. This data sheet describes a monolithic control IC that was specifically designed for power factor control with minimal external components. It offers the designer a simple cost effective solution to obtain the benefits of active power factor correction.

Most electronic ballasts and switching power supplies use a bridge rectifier and a bulk storage capacitor to derive raw dc voltage from the utility ac line, Figure 14.




Figure 14. Uncorrected Power Factor Circuit

This simple rectifying circuit draws power from the line when the instantaneous ac voltage exceeds the capacitor voltage. This occurs near the line voltage peak and results in a high charge current spike, Figure 15. Since power is only taken near the line voltage peaks, the resulting spikes of current are extremely nonsinusoidal with a high content of harmonics. This results in a poor power factor condition where the apparent input power is much higher than the real power. Power factor ratios of 0.5 to 0.7 are common.




Figure 15. Uncorrected Power Factor Input Waveforms

Power factor correction can be achieved with the use of either a passive or active input circuit. Passive circuits usually contain a combination of large capacitors, inductors, and rectifiers that operate at the ac line frequency. Active circuits incorporate some form of a high frequency switching converter for the power processing with the boost converter being the most popular topology. Since active

input circuits operate at a frequency much higher than that of the ac line, they are smaller, lighter in weight, and more efficient than a passive circuit that yields similar results. With proper control of the preconverter, almost any complex load can be made to appear resistive to the ac line, thus significantly reducing the harmonic current content.

Operating Description

The MC33368 contains many of the building blocks and protection features that are employed in modern high performance current mode power supply controllers. Referring to the block diagram in Figure 16, note that a multiplier has been added to the current sense loop and that this device does not contain an oscillator. A description of each of the functional blocks is given below.

Error Amplifier

An Error Amplifier with access to the inverting input and output is provided. The amplifier is a transconductance type, meaning that it has high output impedance with controlled voltage-to-current gain ($g_m \approx 50 \,\mu\text{mhos}$). The noninverting input is internally biased at 5.0 V ±2.0%. The output voltage of the power factor converter is typically divided down and monitored by the inverting input. The maximum input bias current is -1.0 µA which can cause an output voltage error that is equal to the product of the input bias current and the value of the upper divider resistor R2. The Error Amplifier output is internally connected to the Multiplier and is pinned out (Pin 4) for external loop compensation. Typically, the bandwidth is set below 20 Hz so that the amplifier's output voltage is relatively constant over a given ac line cycle. In effect, the error amplifier monitors the average output voltage of the converter over several line cycles resulting in a fixed Drive Output on-time. The amplifier output stage can sink and source 11.5 µA of current and is capable of swinging from 1.7 to 5.0 V, assuring that the Multiplier can be driven over its entire dynamic range.

Note that by using a transconductance type amplifier, the input is allowed to move independently with respect to the output, since the compensation capacitor is connected to ground. This allows dual usage of the Voltage Feedback pin by the Error Amplifier and Overvoltage Comparator.

Overvoltage Comparator

An Overvoltage Comparator is incorporated to eliminate the possibility of runaway output voltage. This condition can occur during initial startup, sudden load removal, or during output arcing and is the result of the low bandwidth that must be used in the Error Amplifier control loop. The Overvoltage Comparator monitors the peak output voltage of the converter, and when exceeded, immediately terminates MOSFET switching. The comparator threshold is internally set to 1.08 $V_{\rm ref}$. In order to prevent false tripping during normal operation, the value of the output filter capacitor C3 must be large enough to keep the peak–to–peak ripple less than 16% of the average dc output.

Multiplier

A single quadrant, two input multiplier is the critical element that enables this device to control power factor. The ac haversines are monitored at Pin 5 with respect to ground while the Error Amplifier output at Pin 4 is monitored with respect to the Voltage Feedback Input threshold. A graph of the Multiplier transfer curve is shown in Figure 2. Note that both inputs are extremely linear over a wide dynamic range, 0 to 3.2 V for Pin 5 and 2.5 to 4.0 V for Pin 4. The Multiplier output controls the Current Sense Comparator threshold as the ac voltage traverses sinusoidally from zero to peak line. This has the effect of forcing the MOSFET on-time to track the input line voltage, thus making the preconverter load appear to be resistive.

Pin 6 Threshold
$$\approx 0.55 \left(V_{Pin 4} - V_{Pin 3}\right) V_{Pin 5}$$

Zero Current Detector

The MC33368 operates as a critical conduction current mode controller, whereby output switch conduction is initiated by the Zero Current Detector and terminated when the peak inductor current reaches the threshold level established by the Multiplier output. The Zero Current Detector initiates the next on-time by setting the R_S Latch at the instant the inductor current reaches zero. This critical conduction mode of operation has two significant benefits. First, since the MOSFET cannot turn-on until the inductor current reaches zero, the output rectifier's reverse recovery time becomes less critical allowing the use of an inexpensive rectifier. Second, since there are no deadtime gaps between cycles, the ac line current is continuous thus limiting the peak switch to twice the average input current

The Zero Current Detector indirectly senses the inductor current by monitoring when the auxiliary winding voltage falls below 1.2 V. To prevent false tripping, 200 mV of hysteresis is provided. The Zero Current Detector input is internally protected by two clamps. The upper 10 V clamp prevents input overvoltage breakdown while the lower -0.7 V clamp prevents substrate injection. An external resistor must be used in series with the auxiliary winding to limit the current through the clamps to 5.0 mA or less.

Current Sense Comparator and RS Latch

The Current Sense Comparator R_S Latch configuration used ensures that only a single pulse appears at the Drive Output during a given cycle. The inductor current is converted to a voltage by inserting a ground-referenced sense resistor R7 in series with the source of output switch. This voltage is monitored by the Current Sense Input and compared to a level derived from the Multiplier output. The peak inductor current under normal operating conditions is controlled by the threshold voltage of Pin 6 where:

$$I_{pk} = \frac{Pin 6 Threshold}{R7}$$

Abnormal operating conditions occur when the preconverter is running at extremely low line or if output

voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.5 V. Therefore, the maximum peak switch current is:

$$I_{pk(max)} = \frac{1.5 \text{ V}}{R7}$$

With the component values shown in Figure 16, the Current Sense Comparator threshold, at the peak of the haversine, varies from 110 mV at 90 Vac to 100 mV at 268 Vac. The Current Sense Input to Drive Output propagation delay is typically 200 ns.

Timer

A watchdog timer function was added to the IC to eliminate the need for an external oscillator when used in stand alone applications. The Timer provides a means to automatically start or restart the preconverter if the Drive Output has been off for more than 385 μ s after the inductor current reaches zero.

Undervoltage Lockout and Quickstart

The MC33368 has a $5.0~\rm V$ internal reference brought out to Pin 1 and capable of sourcing 10 mA typically. It also contains an Undervoltage Lockout (UVLO) circuit which suppresses the Gate output at Pin 11 if the $\rm V_{CC}$ supply voltage drops below $8.5~\rm V$ typical.

A Quickstart circuit has been incorporated to optimize converter startup. During initial startup, compensation capacitor C1 will be discharged, holding the Error Amplifier output below the Multiplier's threshold. This will prevent Drive Output switching and delay bootstraping of capacitor C4 by diode D6. If Pin 4 does not reach the multiplier threshold before C4 discharges below the lower SMPS UVLO threshold, the converter will hiccup and experience a significant startup delay. The Quickstart circuit is designed to precharge C1 to 1.7 V. This level is slightly below the Pin 4 Multiplier threshold, allowing immediate Drive Output switching.

Restart Delay

A restart delay pin is provided to allow hiccup mode fault protection in case of a short circuit condition and to prevent the SMPS from repeatedly trying to restart after the input line voltage has been removed. When power is first applied, there is no startup delay, but subsequent cycling of the $V_{\rm CC}$ voltage will result in delay times that are programmed by an external resistor and capacitor. The Restart Delay, Pin 2, is a high impedance, so that an external capacitor can provide delay times as long as several seconds.

If the SMPS output is short circuited, the transformer winding, which provides the V_{CC} voltage to the control IC and the MC33368, will be unable to sustain V_{CC} to the control circuits. The restart delay capacitor at Pin 2 of the MC33368 prevents the high voltage startup transistor within the IC from maintaining the voltage on C4. After V_{CC} drops below the UVLO threshold in the SMPS, the SMPS switching transistors are held off for the time programmed by the values of the restart capacitor (C9) and resistor (R8).

In this manner, the SMPS switching transistors are operated at very low duty cycles, preventing their destruction. If the short circuit fault is removed, the power supply system will turn on by itself in a normal startup mode after the restart delay has timed out.

Output Switching Frequency Clamp

In normal operation, the MC33368 operates the boost inductor in the critical mode. That is, the inductor current ramps to a peak value, ramps down to zero, then immediately begins ramping positive again. The peak current is programmed by the multiplier output within the IC. As the input voltage haversine declines to near zero, the output switch on-time becomes constant, rather than going to zero because of the small integrated dc voltage at Pin 5 caused by C2, R3 and R5. Because of this, the average line current does not exactly follow the line voltage near the zero crossings. The Output Switching Frequency Clamp remedies this situation to improve power factor and minimize EMI generated in this operating region. The values of R10 and C7, as shown in Figure 16, program a minimum off-time in the frequency clamp which overrides the zero current detect signal, forcing a minimum off-time. This allows discontinuous conduction operation of the boost inductor in the zero crossing region, and the average line current more nearly follows the voltage. The Output Switching Frequency Clamp function can be disabled by connecting the FC input, Pin 13, to the V_{CC} supply Pin 12.

For best results, the minimum off-time, determined by the values of R10 and C7, should be chosen so that $t_{s(min)}$ = $t_{(on)}$ + $t_{(off)fc}.$ Output drive is inhibited when the voltage at the frequency clamp input is less than 2.0 V. When the output drive is high, C7 is discharged through an internal 100 μA current source. When the output drive switches low, C7 is charged through R10. The drive output is inhibited until the voltage across C7 reaches 2.0 V, establishing a minimum off-time where:

$$t_{(off)fc} = - R10 C7 log_{e} \left[1 - \left(\frac{2}{V_{CC}} \right) \right]$$

Output

The IC contains a CMOS output driver that was specifically designed for direct drive of power MOSFETs. The Gate Output is capable of up to ±1500 mA peak current with a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Gate Output in a sinking mode whenever the Undervoltage Lockout is active. This characteristic eliminates the need for an external gate pull-down resistor. The totem-pole output has been optimized to minimize cross-conduction current during high speed operation.


Table 1. Design Equations

Calculation	Formula	Notes
Converter Output Power	$P_O = V_O I_O$	Calculate the maximum required output power.
Peak Indicator Current	$I_{L(pk)} = \frac{2\sqrt{2} P_{O}}{\eta Vac_{(LL)}}$	Calculated at the minimum required ac line voltage for output regulation. Let the efficiency η = 0.92 for low line operation.
Inductance	$L_{P} = \frac{t\left(\frac{V_{O}}{\sqrt{2}} - Vac_{(LL)}\right) \eta Vac_{(LL)}^2}{\sqrt{2} V_{O} P_{O}}$	Let the switching cycle t = 40 μs for universal input (85 to 265 Vac) operation and 20 μs for fixed input (92 to 138 Vac, or 184 to 276 Vac) operation.
Switch On-Time	$t_{(on)} = \frac{2 P_O L_P}{\eta Vac^2}$	In theory, the on-time $t_{(on)}$ is constant. In practice, $t_{(on)}$ tends to increase at the ac line zero crossings due to the charge on capacitor C5. Let $Vac = Vac_{(LL)}$ for initial $t_{(on)}$ and $t_{(off)}$ calculations.
Switch Off-Time	$t_{(off)} = \frac{t_{(on)}}{\frac{V_{O}}{\sqrt{2} V_{ac} Sin \theta }} -1$	The off-time $t_{(off)}$ is greatest at the peak of the ac line voltage and approaches zero at the ac line zero crossings. Theta (θ) represents the angle of the ac line voltage.
Minimum Switch Off-Time	$t_{(off)_{min}} = \frac{L_P I_{L(pk)}}{V_O}$	The off-time is at a minimum at ac line crossings. This equation is used to calculate $t_{\left(\text{off}\right)}$ as Theta approaches zero.
Delay Time	$t_{d} = -R10 C7 \ln \left(\frac{V_{CC} - 2}{V_{CC}} \right)$	The delay time is used to override the minimum off-time at the ac line zero crossings by programming the Frequency Clamp with C7 and R10.
Switching Frequency	$f = \frac{1}{t_{(on)} + t_{(off)}}$	The minimum switching frequency occurs at the peak of the ac line voltage. As the ac line voltage traverses from peak to zero, t _(off) approaches zero producing an increase in switching frequency.
Peak Switch Current	$R7 = \frac{V_{CS}}{I_{L(pk)}}$	Set the current sense threshold V_{CS} to 1.0 V for universal input (85 to 265 Vac) operation and to 0.5 V for fixed input (92 to 138 Vac, or 184 to 276 Vac) operation. Note that V_{CS} must be less than 1.4 V.
Multiplier Input Voltage	$V_{M} = \frac{Vac \sqrt{2}}{\left(\frac{R5}{R3} + 1\right)}$	Set the multiplier input voltage $V_{\rm M}$ to 3.0 V at high line. Empirically adjust $V_{\rm M}$ for the lowest distortion over the ac line voltage range while guaranteeing startup at minimum line.
Converter Output Voltage	$V_O = V_{ref} \left(\frac{R2}{R1} + 1\right) - I_{IB} R1$	The I_{IB} R1 error term can be minimized with a divider current in excess of 100 $\mu A. $
Converter Output Peak-to-Peak Ripple Voltage	$\Delta V_{O(pp)} = I_{L(pk)} \sqrt{\left(\frac{1}{2 \pi f_{ac} C3}\right)^2 + ESR^2}$	The calculated peak-to-peak ripple must be less than 16% of the average dc output voltage to prevent false tripping of the Overvoltage Comparator. Refer to the Overvoltage Comparator Text. ESR is the equivalent series resistance of C3.
Error Amplifier Bandwidth	$BW = \frac{g_m}{2 \pi C1}$	The bandwidth is typically set to 20 Hz. When operating at high ac line, the value of C1 may need to be increased.

NOTE: The following converter characteristics must be chosen:

 $\label{eq:local_local_local} \mbox{Vac}_{(LL)} = \mbox{AC RMS minimum required operating line voltage for output regulation.} \\ \Delta \mbox{V}_{O} = \mbox{Converter output peak-to-peak ripple voltage.}$ V_O = Desired output voltage.

I_O = Desired output current. Vac = AC RMS operating line voltage.




Power Factor Controller Test Data

	AC Line Input									DC	Outp	out	
				ı	Current Harmonic Distortion (% I _{fund})								
V _{rms}	Pin	PF	I _{fund}	THD	2	3	5	7	$V_{O(pp)}$	Vo	Ιo	Po	n(%)
90	79.7	0.999	0.89	0.5	0.15	0.09	0.06	0.09	3.0	244.4	0.31	76.01	95.4
100	79.3	0.998	0.79	0.5	0.14	0.09	0.08	0.10	3.0	242.9	0.31	75.54	95.3
110	78.9	0.997	0.72	0.5	0.16	0.13	0.08	0.10	3.0	242.9	0.31	75.30	95.4
120	78.5	0.996	0.66	0.5	0.15	0.12	0.08	0.13	3.0	243.0	0.31	75.57	96.3
130	78.1	0.994	0.60	0.5	0.14	0.12	0.07	0.14	3.0	243.0	0.31	75.57	96.7
138	77.8	0.991	0.57	0.5	0.15	0.14	80.0	0.14	3.0	243.0	0.31	75.57	97.1

Heatsink = AAVID Engineering Inc., 590302B03600, or 593002B03400

Figure 16. 80 W Power Factor Controller




Power Factor Controller Test Data

	AC Line Input								DC	Outp	ut		
				Currer	Current Harmonic Distortion (% I _{fund})								
V _{rms}	Pin	PF	I_{fund}	THD	2	3	5	7	V _{O(pp)}	V_{O}	I_0	P_{O}	n(%)
90	190.4	0.995	2.11	5.8	0.16	0.32	0.24	0.80	3.6	398.0	0.44	175.9	92.4
120	192.1	0.997	1.60	3.2	80.0	0.17	0.07	0.30	3.6	398.9	0.44	177.1	92.2
138	192.7	0.997	1.40	0.9	80.0	0.24	0.03	0.15	3.6	402.3	0.45	179.0	92.9
180	194.3	0.995	1.08	0.9	0.04	0.18	0.04	0.08	3.6	409.1	0.45	182.9	94.1
240	189.3	0.983	0.80	0.7	80.0	0.21	80.0	0.06	3.6	407.0	0.45	181.1	95.7
268	186.3	0.972	0.71	0.6	0.11	0.32	0.10	0.10	3.6	406.2	0.44	180.4	96.8

Heatsink = AAVID Engineering Inc., 590302B03600

Figure 17. 175 W Universal Input Power Factor Controller



An RFI filter is required for best performance when connecting the preconverter directly to the ac line. The filter attenuates the level of high frequency switching that appears on the ac line current waveform. Figures 16 and 17 work well with commercially available two stage filters such as the Delta Electronics 03DPCG6. Shown above is a single stage test filter that can easily be constructed with four ac line rated capacitors and a common–mode transformer. Coilcraft CMT3–28–2 was used to test Figures 16 and 17. It has a minimum inductance of 28 mH and a maximum current rating of 2.0 A. Coilcraft CMT4–17–9 was used to test Figure 20. It has a minimum inductance of 17 mH and a maximum current rating of 9.0 A. Circuit conversion efficiency η (%) was calculated without the power loss of the RFI filter.

Figure 18. Power Factor Test Setup




Figure 19. On/Off Control






Figure 20. 400 W Power Factor Controller






(Bottom View)

Figure 21. Printed Circuit Board and Component Layout (Circuits of Figures 16 and 17)

PACKAGE DIMENSIONS

PDIP-16 **P SUFFIX** CASE 648-08




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIMETERS			
DIM	MIN	MIN MAX		MAX		
Α	0.740	0.770	18.80	19.55		
В	0.250	0.270	6.35	6.85		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.040	0.70	1.02	1.77		
G	0.100	BSC	2.54	BSC		
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
K	0.110	0.130	2.80	3.30		
L	0.295	0.305	7.50	7.74		
М	0°	10 °	0°	10 °		
S	0.020	0.040	0.51	1.01		

SO-16 **D SUFFIX** CASE 751K-01 **ISSUE O**



- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION.
- ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	9.80	10.00	0.368	0.393		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050	BSC		
J	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
M	0°	7°	0°	7°		
P	5.80	6.20	0.229	0.244		
R	0.25	0.50	0.010	0.019		

GreenLine is a trademark of Motorola, Inc.

ON Semiconductor and 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLO makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163. Denver. Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative