

# Pulse Width Modulation Amplifier

## FEATURES

- SINGLE SUPPLY OPERATION
- WIDE SUPPLY RANGE — 16-100V
- 20A CONTINUOUS OUTPUT
- PROGRAMMABLE CURRENT LIMIT
- SHUTDOWN CONTROL
- HERMETIC PACKAGE
- 2 IN<sup>2</sup> FOOTPRINT


## APPLICATIONS

- BRUSH TYPE MOTOR CONTROL
- PELTIER CONTROL
- REACTIVE LOADS
- MAGNETIC COILS (MRI)
- ACTIVE MAGNETIC BEARING
- VIBRATION CANCELLING


## DESCRIPTION

The SA01 amplifier is a pulse width modulation amplifier that can supply 2KW to the load. The full bridge output amplifier can be operated from a single power supply over a wide range of voltages. An error amplifier is included which can provide gain for the velocity control loop in brush type motor control applications. Current limit is programmable by a single resistor. A shutdown input turns off all four drivers of the H bridge output. A precision reference output is provided for use in offsetting the error amplifier. The error amplifier can then be scaled for standard input signals. The amplifier is protected from shorts to supply or ground. The H bridge output MOSFETs are protected from thermal overloads by directly sensing the temperature of the die. The 10-pin hermetic power package occupies only 2 square inches of board space and is isolated.

## BLOCK DIAGRAM




AS EA OUT (3) GOES MORE POSITIVE, HIGH STATE OF A OUT (6) INCREASES AND HIGH STATE OF B OUT (9) DECREASES.




10-PIN POWER DIP  
PACKAGE STYLE DE

## TYPICAL APPLICATION



Motor Driver With Tach Feedback

## EXTERNAL CONNECTIONS



$$R_{LIMIT} = \frac{.2}{I_{LIMIT}}$$

**ABSOLUTE MAXIMUM RATINGS**

SUPPLY VOLTAGE, +V <sub>S</sub>	100V
OUTPUT CURRENT, peak	30A
POWER DISSIPATION, internal	185W <sup>1</sup>
TEMPERATURE, pin solder - 10s	300°C
TEMPERATURE, junction <sup>2</sup>	150°C
TEMPERATURE, storage	-65 to +150°C
OPERATING TEMPERATURE RANGE, case	-55 to +125°C
SHUTDOWN VOLTAGE	10V
REFERENCE LOAD CURRENT	10mA
ERROR AMP INPUT ±	0 to +12V













**SPECIFICATIONS**

PARAMETER	TEST CONDITIONS <sup>2</sup>	SA01			SA01-6			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>ERROR AMP</b>								
OFFSET VOLTAGE, initial	T <sub>C</sub> = 25°C			10			*	mV
OFFSET VOLTAGE, vs. temperature	Full Temperature Range <sup>5</sup>			50			50	μV/°C
BIAS CURRENT, initial	T <sub>C</sub> = 25°C			5			*	μA
BIAS CURRENT, vs. temperature	Full Temperature Range <sup>5</sup>			400			400	nA/°C
OFFSET CURRENT, initial	T <sub>C</sub> = 25°C			1			*	μA
OFFSET CURRENT, vs. temperature	Full Temperature Range <sup>5</sup>			80			80	nA/°C
COMMON MODE VOLTAGE RANGE <sup>4</sup>		2		8	*		*	V
COMMON MODE REJECTION, DC <sup>4</sup>		75			*			dB
SLEW RATE			15			*		V/μS
OPEN LOOP GAIN <sup>4</sup>		75			*			dB
GAIN BANDWIDTH PRODUCT			2			*		MHz
<b>OUTPUT</b>								
TOTAL R <sub>ON</sub>			.25			*		Ω
EFFICIENCY, 10A OUTPUT	V <sub>S</sub> = 100V		97			*		%
SWITCHING FREQUENCY	Full temperature range <sup>5</sup>	35.3	42	48.7	35	42	49	KHz
CURRENT, continuous <sup>4</sup>		20			*			A
CURRENT, peak <sup>4</sup>		30			*			A
<b>REFERENCE</b>								
VOLTAGE	I <sub>REF</sub> = 5mA	7.46	7.50	7.54	*	*	*	V
VOLTAGE VS. TEMP	Full temperature range <sup>5</sup>			50			50	PPM/°C
OUTPUT CURRENT				5			5	mA
LOAD REGULATION <sup>4</sup>			20	50		*	*	PPM/mA
LINE REGULATION			1			*		PPM/V
<b>POWER SUPPLY</b>								
VOLTAGE	Full temperature range <sup>5</sup>	16	50	100	16	50	100	V
CURRENT	I <sub>OUT</sub> = 0, I <sub>REF</sub> = 0, Full temperature range <sup>5</sup>		76	90		76	93	mA
CURRENT, shutdown	I <sub>REF</sub> = 0			25			*	mA
<b>SHUTDOWN</b>								
TRIP POINT		.18		.22	*		*	V
INPUT CURRENT				100			*	nA
<b>THERMAL<sup>2</sup></b>								
RESISTANCE, junction to case <sup>4</sup>	Full temp range, for each transistor			1.0			*	°C/W
RESISTANCE, junction to air <sup>4</sup>	Full temperature range		12			*		°C/W
TEMPERATURE RANGE, case	Meets full range specifications <sup>5</sup>	-25		+85	-55		125	°C

- NOTES: 1. Each of the two active output transistors can dissipate 125W, however the N-channel will be about 1/3 of the total dissipated power. Internal connection resistance is .05Ω.
2. Unless otherwise noted: T<sub>C</sub> = 25°C.
3. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to the heatsink data sheet.
4. Guaranteed but not tested.
5. Full temperature range specifications apply to the operating case temperature range as specified under THERMAL. For the SA01 these specifications are guaranteed but not tested. For the SA01-6 these specifications are tested over the SA01-6 operating case temperature range.

**CAUTION** The SA01 is constructed from MOSFET transistors. ESD handling procedures must be observed.

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.



## GENERAL

Please read Application Note 30 on "PWM Basics". Refer to Application Note 1 "General Operating Considerations" for helpful information regarding power supplies, heat sinking and mounting. Visit [www.Cirrus.com](http://www.Cirrus.com) for design tools that help automate pwm filter design; heat sink selection; Apex Precision Power's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

## CURRENT LIMIT

The current limit function sets a peak limit on current flow in pin 8 ( $I_{sense}$ ). This limits load current and also limits current in the event of a short of either output to  $+V_s$ . This circuit can trip anytime during the conduction period and will hold the output transistors off for the remainder of that conduction period.

For proper operation the current limit sense resistor must be connected as shown in the external connection diagram. It is recommended that the resistor be a non-inductive type. Load current flows in pin 8. No current flows in pin 10 (Shutdown/filter) so no error will be introduced by the length of the connection to pin 10. However, the voltage at pin 10 is compared to GND (pin 4) and an error could be introduced if the grounded end of  $R_{LIMIT}$  is not directly tied to pin 4. Good circuit board layout practice would be to connect  $R_{LIMIT}$  directly between pins 8 and 4.

Switching noise spikes will invariably be found at pin 8. The amplitude and duration will be load dependent. The noise spikes could trip the current limit threshold which is only 200 mV.  $R_{FILTER}$  and  $C_{FILTER}$  should be adjusted so as to reduce the switching noise well below 200 mV to prevent false current limiting. The sum of the DC level plus the noise peak will determine the current limiting value. Suggested starting values are  $C_{FILTER} = .01 \mu F$ ,  $R_{FILTER} = 5k$ .

The required value of  $R_{LIMIT}$  may be calculated by:

$$R_{LIMIT} = .2 V / I_{LIMIT}$$

where  $R_{LIMIT}$  is the required resistor value, and  $I_{LIMIT}$  is the maximum desired current.

## SHUTDOWN

The shutdown circuitry makes use of the internal current limiting circuitry. The two functions may be externally combined as shown below in Figure 1.  $R_{LIMIT}$  will normally be a very low value resistor and can be considered zero for this application.  $R_{SD}$  and  $R_{FILTER}$  form a voltage divider for the shutdown signal. After a suitable noise filter is designed for the current limit adjust the value of  $R_{SD}$  to give 317 mV of shutdown signal at pin 10 when the shutdown signal is high. This means pin 10 will reach the 200 mV trip point in about one time constant




FIGURE 1.

with low output current and less time as output current increases. The voltage at pin 10 is referenced to pin 4 (GND).  $C_{FILTER}$  will filter both the current limit noise spikes and the shutdown signal. Shutdown and current limit operate on each cycle of the internal switching rate. As long as

the shutdown signal is high the output will be disabled.

## PROTECTION CIRCUITS

There are two conditions which will latch all the output transistors off. The first of these conditions is activation of the high side current limit. Specifically, current in pin 7 ( $+V_s$ ) is monitored. The DC trip level is about 35A and response time about 5us. As actual currents increase the response time decreases. The external fault generally associated with this condition is shorting one of the outputs to ground. However, a load fault can also activate this high side current limit if the current rise time is less than the response time of the filter discussed under "Current Limit". The second of these conditions is activation of any of the four output transistor over-temperature sensors at about 165°C. Ambient temperature, air flow, amplifier mounting problems and all the previously mentioned high current faults contribute to junction temperature. When either of these protection circuits are activated, the root fault must be corrected and power cycled to restore normal operation.

## DEAD TIME

There is a dead time between the on and off of each output. The dead time removes the possibility of a momentary conduction path through the upper and lower transistors of each half bridge output during the switching interval. During the dead time all output transistors are off. Noise or flyback may be observed at the outputs during this time due to the high impedance of the outputs in the off state. This will vary with the nature of the load.




FIGURE 2.

## ERROR AMPLIFIER

The internal error amplifier is an operational amplifier. For highest loop accuracy it is best to configure the op amp as an integrator (See Figure 2). Feedback can be adjusted with appropriate poles and zeroes to properly compensate the velocity loop for optimum stability.

The op amp is operated from a single supply voltage generated internally. The non-inverting input of the op amp does not have a common mode range which includes ground.  $R_2$  and  $R_7$  are used with the reference voltage provided at pin 5 to bias the non-inverting input to +5 volts, which is approximately half of the voltage supplied internally to the op amp. Similarly,  $R_1$  and the parallel combination of  $R_5$   $R_6$  are selected to bias the inverting input also at +5 volts. Resistors  $R_1$   $R_2$  must be matched. Likewise the parallel combination of  $R_5$   $R_6$  must be matched with  $R_7$ . The source impedances of the tach and the signal source may affect the matching and should be considered in the design.

---

## **CONTACTING CIRRUS LOGIC SUPPORT**

For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America.

For inquiries via email, please contact [apex.support@cirrus.com](mailto:apex.support@cirrus.com).

International customers can also request support by contacting their local Cirrus Logic Sales Representative.

To find the one nearest to you, go to [www.cirrus.com](http://www.cirrus.com)

---

### **IMPORTANT NOTICE**

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

---