Features

- **Fast Read Access Time - 150 ns**
- **Fast Byte Write - 200 μs or 1 ms**
- **Self-Timed Byte Write Cycle**
  Internal Address and Data Latches
  Internal Control Timer
  Automatic Clear Before Write
- **Direct Microprocessor Control**
  DATA POLLING
  READY/BUSY Open Drain Output
- **Low Power**
  30 mA Active Current
  100 μa CMOS Standby Current
- **High Reliability**
  Endurance: 10^4 or 10^5 cycles
  Data Retention: 10 years
- **5 V ± 10% Supply**
- **CMOS & TTL Compatible Inputs and Outputs**
- **JEDEC Approved Byte Wide Pinout**
- **Full Military, Commercial, and Industrial Temperature Ranges**

2

16K (2K x 8) CMOS E²PROM

Description

The AT28C17 is a low-power, high-performance Electrically Erasable and Programmable Read Only Memory with easy to use features. The AT28C17 is a 16K memory organized as 2,048 words x 8 bits. The device is manufactured with Atmel's reliable nonvolatile CMOS technology.

The AT28C17 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for detecting the end of a write cycle, level detection of RDY/BUSY and DATA polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or a write can begin.

The CMOS technology offers fast access times of 150 ns at low power dissipation. When the chip is deselected the standby current is less than 100 μA.

Atmel's 28C17 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32 bytes of E²PROM are available for device identification or tracking.

Pin Configurations

Pin Name	Function
A0 - A10	Addresses
CE	Chip Enable
OE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
RDY/BUSY	Ready/Busy Output
NC	No Connect

CERDIP, PDIP, SOIC
Top View

```
RDY/BUSY  1       28  VCC
    NC     2       27  WE
    A7     3       26  NC
    A6     4       25  A8
    A5     5       24  A9
    A4     6       23  NC
    A3     7       22  OE
    A2     8       21  A10
    A1     9       20  CE
    A0    10       19  I/O7
   I/O0   11       18  I/O6
   I/O1   12       17  I/O5
   I/O2   13       16  I/O4
   GND    14       15  I/O3
```

PLCC
Top View

```
        A7  *  VCC  NC
       NC  NC      WE
        4  3  2  1 32 31 30
   A6  5                  29  A8
   A5  6                  28  A9
   A4  7                  27  NC
   A3  8                  26  NC
   A2  9                  25  OE
   A1  10                 24  A10
   A0  11                 23  CE
   NC  12                 22  I/O7
  I/O0 13                 21  I/O6
       14 15 16 17 18 19 20
  I/O's  1  2  NC 3  4  5
              GND
```

* = RDY/BUSY

Note: PLCC package pins 1 and 17 are DON'T CONNECT.

ATMEL

2-123

Block Diagram

Absolute Maximum Ratings*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground	-0.6 V to +6.25 V
All Output Voltages with Respect to Ground	-0.6 V to V_{CC} +0.6 V
Voltage on $\overline{OE}$ and A9 with Respect to Ground	-0.6 V to +13.5 V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Device Operation

READ: The AT28C17 is accessed like a Static RAM. When $\overline{CE}$ and $\overline{OE}$ are low and $\overline{WE}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever $\overline{CE}$ or $\overline{OE}$ is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C17 is similar to writing into a Static RAM. A low pulse on the $\overline{WE}$ or $\overline{CE}$ input with $\overline{OE}$ high and $\overline{CE}$ or $\overline{WE}$ low (respectively) initiates a byte write. The address location is latched on the last falling edge of $\overline{WE}$ (or $\overline{CE}$); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twC, a read operation will effectively be a polling operation.

FAST BYTE WRITE: The AT28C17E offers a byte write time of 200 μs maximum. This feature allows the entire device to be rewritten in 0.4 seconds.

READY/$\overline{BUSY}$: Pin 1 is an open drain READY/$\overline{BUSY}$ output that can be used to detect the end of a write cycle. RDY/$\overline{BUSY}$ is actively pulled low during the write cycle and is released at the completion of the write. The open drain connec-

tion allows for OR-tying of several devices to the same RDY/$\overline{BUSY}$ line.

DATA POLLING: The AT28C17 provides $\overline{DATA}$ POLLING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O7 (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) Vcc sense— if Vcc is below 3.8 V (typical) the write function is inhibited. (b) Vcc power on delay— once Vcc has reached 3.8 V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit— holding any one of $\overline{OE}$ low, $\overline{CE}$ high or $\overline{WE}$ high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the AT28C17 may be set to the high state by the CHIP CLEAR operation. By setting $\overline{CE}$ low and $\overline{OE}$ to 12 volts, the chip is cleared when a 10 msec low pulse is applied to $\overline{WE}$.

DEVICE IDENTIFICATION: An extra 32 bytes of E^2PROM memory are available to the user for device identification. By raising A9 to 12 ± 0.5 V and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.

2-124

AT28C17

1074177 0007917 41T

D.C. and A.C. Operating Range

		AT28C17-15	AT28C17-20	AT28C17-25
Operating Temperature (Case)	Com.	$0^{\circ}C$ - $70^{\circ}C$	$0^{\circ}C$ - $70^{\circ}C$	$0^{\circ}C$ - $70^{\circ}C$
	Ind.	$-40^{\circ}C$ - $85^{\circ}C$	$-40^{\circ}C$ - $85^{\circ}C$	$-40^{\circ}C$ - $85^{\circ}C$
	Mil.	$-55^{\circ}C$ - $125^{\circ}C$	$-55^{\circ}C$ - $125^{\circ}C$	$-55^{\circ}C$ - $125^{\circ}C$
V_{CC} Power Supply		$5 V \pm 10\%$	$5 V \pm 10\%$	$5V \pm 10\%$

Operating Modes

Mode	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	I/O
Read	V_{IL}	V_{IL}	V_{IH}	D_{OUT}
Write[2]	V_{IL}	V_{IH}	V_{IL}	D_{IN}
Standby/Write Inhibit	V_{IH}	$X^{(1)}$	X	High Z
Write Inhibit	X	X	V_{IH}	
Write Inhibit	X	V_{IL}	X	
Output Disable	X	V_{IH}	X	High Z
Chip Erase	V_{IL}	V_H [3]	V_{IL}	High Z

Notes: 1. X can be V_{IL} or V_{IH}.
      2. Refer to A.C. Programming Waveforms.
      3. $V_H = 12.0 V \pm 0.5 V$.

D.C. Characteristics

Symbol	Parameter	Condition		Min	Max	Units
I_{LI}	Input Load Current	$V_{IN} = 0 V$ to $V_{CC} + 1 V$			10	μA
I_{LO}	Output Leakage Current	$V_{I/O} = 0 V$ to V_{CC}			10	μA
I_{SB1}	V_{CC} Standby Current CMOS	$\overline{CE} = V_{CC}$-0.3 V to V_{CC} + 1.0 V			100	μA
I_{SB2}	V_{CC} Standby Current TTL	$\overline{CE} = 2.0 V$ to V_{CC} + 1.0 V	Com.		2	mA
			Ind., Mil.		3	mA
I_{CC}	V_{CC} Active Current A.C.	$f = 5$ MHz; $I_{OUT} = 0$ mA $\overline{CE} = V_{IL}$	Com.		30	mA
			Ind., Mil.		45	mA
V_{IL}	Input Low Voltage				0.8	V
V_{IH}	Input High Voltage			2.0		V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1$ mA $= 4.0$ for RDY/$\overline{BUSY}$			.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400$ μA		2.4		V

Pin Capacitance   (f = 1 MHz, T = 25°C) [1]

|	Typ	Max	Units	Conditions
C_{IN}	4	6	pF	$V_{IN} = 0 V$
C_{OUT}	8	12	pF	$V_{OUT} = 0 V$

Note: 1. This parameter is characterized and is not 100% tested.

A.C. Read Characteristics

Symbol	Parameter	AT28C17-15		AT28C17-20		AT28C17-25		Units
		Min	Max	Min	Max	Min	Max	
t_{ACC}	Address to Output Delay		150		200		250	ns
t_{CE} [1]	$\overline{CE}$ to Output Delay		150		200		250	ns
t_{OE} [2]	$\overline{OE}$ to Output Delay	10	70	10	80	10	100	ns
t_{DF} [3,4]	$\overline{CE}$ or $\overline{OE}$ High to Output Float	0	50	0	55	0	60	ns
t_{OH}	Output Hold from $\overline{OE}$, $\overline{CE}$ or Address, whichever occurred first	0		0		0		ns

A.C. Read Waveforms[1,2,3,4]

Notes:
1. $\overline{CE}$ may be delayed up to $t_{ACC} - t_{CE}$ after the address transition without impact on t_{ACC}.
2. $\overline{OE}$ may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of $\overline{CE}$ without impact on t_{CE} or by $t_{ACC} - t_{OE}$ after an address change without impact on t_{ACC}.
3. t_{DF} is specified from $\overline{OE}$ or $\overline{CE}$ whichever occurs first ($C_L = 5$ pF).
4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level

t_R, $t_F < 20$ ns

Output Test Load

**AT28C17**

A.C. Write Characteristics

Symbol	Parameter		Min	Typ	Max	Units
t_{AS}, t_{OES}	Address, $\overline{OE}$ Set-up Time		10			ns
t_{AH}	Address Hold Time		50			ns
t_{WP}	Write Pulse Width ($\overline{WE}$ or $\overline{CE}$)		100		1000	ns
t_{DS}	Data Set-up Time		50			ns
t_{DH}, t_{OEH}	Data, $\overline{OE}$ Hold Time		10			ns
t_{CS}, t_{CH}	$\overline{CE}$ to $\overline{WE}$ and $\overline{WE}$ to $\overline{CE}$ Set-up and Hold Time		0			ns
t_{DB}	Time to Device Busy				50	ns
t_{WC}	Write Cycle Time	AT28C17		0.5	1.0	ms
		AT28C17E		100	200	µs

A.C. Write Waveforms- $\overline{WE}$ Controlled

A.C. Write Waveforms- $\overline{CE}$ Controlled

1074177 0007920 T04

Data Polling Characteristics[1]

Symbol	Parameter	Min	Typ	Max	Units
t_{DH}	Data Hold Time	10			ns
t_{OEH}	$\overline{OE}$ Hold Time	10			ns
t_{OE}	$\overline{OE}$ to Output Delay[2]				ns
t_{WR}	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.
2. See A.C. Read Characteristics.

Data Polling Waveforms

Chip Erase Waveforms

$t_S = t_H = 1$ μsec (min.)
$t_W = 10$ msec (min.)
$V_H = 12.0$ V ± 0.5 V

2

NORMALIZED SUPPLY CURRENT vs. TEMPERATURE

Normalized ICC vs Temperature (C)

NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE

Normalized ICC vs Supply Voltage (V)

NORMALIZED SUPPLY CURRENT vs. ADDRESS FREQUENCY

Vcc = 5V
T = 25C

Normalized ICC vs Frequency (MHz)

NORMALIZED ACCESS TIME vs. OUTPUT LOAD

Vcc = 5V
T = 25C

Normalized tACC vs Output Load (pF)

OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE

Vcc = 5V
T = 25C

Output Current vs Output Voltage (V)

OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE

Vcc = 5V
T = 25C

Output Current vs Output Voltage (V)

ATMEL

2-129

1074177 0007922 887

Ordering Information[1]

tACC (ns)	Icc (mA) Active	Icc (mA) Standby	Ordering Code	Package	Operation Range
150	30	0.1	AT28C17(E)-15DC AT28C17(E)-15JC AT28C17(E)-15PC AT28C17(E)-15SC	28D6 32J 28P6 28S	Commercial (0°C to 70°C)
150	45	0.1	AT28C17(E)-15DI AT28C17(E)-15JI AT28C17(E)-15PI AT28C17(E)-15SI	28D6 32J 28P6 28S	Industrial (-40°C to 85°C)
			AT28C17(E)-15DM/883	28D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	30	0.1	AT28C17(E)-20DC AT28C17(E)-20JC AT28C17(E)-20PC AT28C17(E)-20SC	28D6 32J 28P6 28S	Commercial (0°C to 70°C)
200	45	0.1	AT28C17(E)-20DI AT28C17(E)-20JI AT28C17(E)-20PI AT28C17(E)-20SI	28D6 32J 28P6 28S	Industrial (-40°C to 85°C)
			AT28C17(E)-20DM/883	28D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	30	0.1	AT28C17(E)-25DC AT28C17(E)-25JC AT28C17(E)-25PC AT28C17(E)-25SC AT28C17-W	28D6 32J 28P6 28S DIE	Commercial (0°C to 70°C)
250	45	0.1	AT28C17(E)-25DI AT28C17(E)-25JI AT28C17(E)-25PI AT28C17(E)-25SI	28D6 32J 28P6 28S	Industrial (-40°C to 85°C)
			AT28C17(E)-25DM/883	28D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Note: 1. See Valid Part Number table below.

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28C17	15	DC, JC, JI, PC, PI, SC, SI, DM/883
AT28C17E	15	DC, JC, JI, PC, PI, SC, SI, DM/883
AT28C17	20	DC, JC, JI, PC, PI, SC, SI, DM/883
AT28C17E	20	DC, JC, JI, PC, PI, SC, SI, DM/883
AT28C17	25	DC, JC, JI, PC, PI, SC, SI, DM/883
AT28C17E	25	DC, JC, JI, PC, PI, SC, SI, DM/883

Package Type	
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
28S	28 Lead, 0.300" Wide, Plastic Gull Wing, Small Outline (SOIC)
W	Die
Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms
E	High Endurance Option: Endurance = 100K Write Cycles; Write Time = 200 µs

ATMEL